A Simulation Study of Gate-All-Around Nanowire Transistor With a Core-Substrate

In this letter, a novel Core-Substrate Gate-All-Around (CSGAA) nanowire structure has been proposed, investigated and simulated systematically based on 3D numerical simulation. This new structure is characterized by a Core-Substrate directly connected to the substrate wafer or well which is formed by a bulk region inside the tubular channel. Comparisons are carried out between conventional Gate-All-Around (GAA) nanowire transistor and newly proposed CSGAA structure. This budding structure exhibits a maximum of four orders of magnitude of reduction in off-state current, high saturation current and low performance degradation. With the help of Core-Substrate, the CSGAA structure is able to maintain excellent performance despite geometric and structural variation. Its special structure is very suitable for the use of vertical Gate-All-Around nanowire structure, making it a promising candidate of future high performance and low power CMOS devices.

[1]  Xing Zhang,et al.  A Compact Model of Silicon-Based Nanowire MOSFETs for Circuit Simulation and Design , 2008, IEEE Transactions on Electron Devices.

[2]  Jerry G. Fossum,et al.  GAAFET Versus Pragmatic FinFET at the 5nm Si-Based CMOS Technology Node , 2017, IEEE Journal of the Electron Devices Society.

[3]  M. M. Hussain,et al.  High-Performance Silicon Nanotube Tunneling FET for Ultralow-Power Logic Applications , 2013, IEEE Transactions on Electron Devices.

[4]  Horng-Chih Lin,et al.  Characteristics of Planar Junctionless Poly-Si Thin-Film Transistors With Various Channel Thickness , 2013, IEEE Transactions on Electron Devices.

[5]  G. De Micheli,et al.  Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs , 2012, 2012 International Electron Devices Meeting.

[6]  J. Hartmann,et al.  Vertical Ge Gate-All-Around Nanowire pMOSFETs With a Diameter Down to 20 nm , 2020, IEEE Electron Device Letters.

[7]  O. Penzin,et al.  Kinetic Velocity Model to Account for Ballistic Effects in the Drift-Diffusion Transport Approach , 2017, IEEE Transactions on Electron Devices.

[8]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[9]  Andrew R. Brown,et al.  Use of density gradient quantum corrections in the simulation of statistical variability in MOSFETs , 2010 .

[10]  B. Parvais,et al.  Characterization and Modeling of Hot Carrier Degradation in N-Channel Gate-All-Around Nanowire FETs , 2020, IEEE Transactions on Electron Devices.

[11]  Byung-Gook Park,et al.  Investigation of Sidewall High-k Interfacial Layer Effect in Gate-All-Around Structure , 2020, IEEE Transactions on Electron Devices.

[12]  S. Takagi,et al.  On the Universality of Inversion Layer Mobility in Si Mosfet's: Part 11-effects of Surface Orientation , 1994 .

[13]  C. Hu,et al.  Nanowire FET With Corner Spacer for High-Performance, Energy-Efficient Applications , 2017, IEEE Transactions on Electron Devices.

[14]  Yiming Li,et al.  DC/AC/RF Characteristic Fluctuations Induced by Various Random Discrete Dopants of Gate-All-Around Silicon Nanowire n-MOSFETs , 2018, IEEE Transactions on Electron Devices.

[15]  G. Rzepa,et al.  Vertically stacked nanowire MOSFETs for sub-10nm nodes: Advanced topography, device, variability, and reliability simulations , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[16]  Yusuf Leblebici,et al.  Configurable Logic Gates Using Polarity-Controlled Silicon Nanowire Gate-All-Around FETs , 2014, IEEE Electron Device Letters.

[17]  A. Veloso,et al.  Experimental Evaluation of Self-Heating and Analog/RF FOM in GAA-Nanowire FETs , 2019, IEEE Transactions on Electron Devices.

[18]  Shikhar Gupta,et al.  Effect of air spacer in underlap GAA nanowire: an analogue/RF perspective , 2019, IET Circuits Devices Syst..

[19]  H. Mertens,et al.  Vertically stacked gate-all-around Si nanowire CMOS transistors with dual work function metal gates , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[20]  Huilong Zhu,et al.  Vertical Sandwich Gate-All-Around Field-Effect Transistors With Self-Aligned High-k Metal Gates and Small Effective-Gate-Length Variation , 2020, IEEE Electron Device Letters.

[21]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[22]  Siegfried Selberherr,et al.  Study of dopant-dependent band gap narrowing in compound semiconductor devices , 1999 .

[23]  Huafeng Yang,et al.  High Performance Si Nanowire TFTs With Ultrahigh on/off Current Ratio and Steep Subthreshold Swing , 2020, IEEE Electron Device Letters.

[24]  C. Hu,et al.  Metal gate work function adjustment for future CMOS technology , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[25]  D. Tekleab,et al.  Device Performance of Silicon Nanotube Field Effect Transistor , 2014, IEEE Electron Device Letters.

[26]  Naoto Horiguchi,et al.  Complete degradation mapping of stacked gate-all-around Si nanowire transistors considering both intrinsic and extrinsic effects , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[27]  Adhithan Pon,et al.  Simulation of 2D Layered Material Ballistic FETs using a Hybrid Methodology , 2019, 2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC).

[28]  C. Auth,et al.  A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[29]  Ru Huang,et al.  Analog/RF Performance of Si Nanowire MOSFETs and the Impact of Process Variation , 2007, IEEE Transactions on Electron Devices.

[30]  Y. J. Park,et al.  Extension of the DG Model to the Second-Order Quantum Correction for Analysis of the Single-Charge Effect in Sub-10-nm MOS Devices , 2020, IEEE Journal of the Electron Devices Society.

[31]  P. Gargini,et al.  The International Technology Roadmap for Semiconductors (ITRS): "Past, present and future" , 2000, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuits Symposium. 22nd Annual Technical Digest 2000. (Cat. No.00CH37084).

[32]  R. Saxena,et al.  Nanotube Tunneling FET With a Core Source for Ultrasteep Subthreshold Swing: A Simulation Study , 2019, IEEE Transactions on Electron Devices.

[33]  L. Selmi,et al.  On the Apparent Mobility in Nanometric n-MOSFETs , 2007, IEEE Electron Device Letters.