Extensions of open core protocol and their high level verification using system verilog and UVM

Today's scenario of semiconductor technology is a tremendous innovation, System on chip (SOC) design is of a great number of Intellectual property (IP) Cores which requires an efficient protocol for all types of operations. Large scale SOC gets more demanding due to the unavoidable importance for IP reuse, complexity and abridging the design time while encouraging IP core reusability for SOC designs. Extended modes of a non-proprietary protocol like Open core protocol (OCP) are more efficient. OCP comes under socket based interface and openly licensed core concentric protocol. This paper addresses on the verification of implemented design of Extended OCP. The proposed paper is to verify the implemented design by using System Verilog and Universal Verification Methodology (UVM) in SimVision tool.

[1]  F. Ferrari,et al.  System-on-a-chip verification~methodology and techniques , 2002, IEEE Circuits and Devices Magazine.

[2]  Samir Palnitkar,et al.  Verilog HDL: a guide to digital design and synthesis , 1996 .

[3]  R. Bhakthavatchalu,et al.  Implementation of re-configurable Open Core Protocol compliant memory system using VHDL , 2010, 2010 5th International Conference on Industrial and Information Systems.

[4]  Elina Rajan Varughese,et al.  Implementation of extended Open Core Protocol interface memory system using Verilog HDL , 2013, 2013 International Conference on Green Computing, Communication and Conservation of Energy (ICGCE).

[5]  Christian B. Spear,et al.  SystemVerilog for Verification: A Guide to Learning the Testbench Language Features , 2007 .

[6]  Kuen-Jong Lee,et al.  Design of on-chip bus with OCP interface , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.

[7]  Asif Iqbal Ahmed,et al.  A re-usable verification framework of Open Core Protocol (OCP) , 2009, 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference.