Algorithm for incremental compaction of geometrical layouts
暂无分享,去创建一个
[1] Lalit M. Patnaik,et al. Linear time geometrical design rule checker based on quadtree representation of VLSI mask layouts , 1986 .
[2] Hiroyuki Watanabe,et al. Graph-Optimization Techniques for IC Layout and Compaction , 1983, 20th Design Automation Conference Proceedings.
[3] Scott Nance,et al. SLIC - Symbolic Layout of Integrated Circuits , 1976, DAC.
[4] A. Lopez,et al. A dense gate matrix layout style for MOS LSI , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[5] Irene Gargantini,et al. An effective way to represent quadtrees , 1982, CACM.
[6] Mervyn Jack,et al. Introduction to MOS LSI design , 1983 .
[7] Gershon Kedem,et al. The quad-cif tree a data structure for h , 1981, DAC 1982.
[8] Jon Louis Bentley,et al. Statistics on VLSI Designs. , 1980 .
[9] Alfred E. Dunlop. SLIP: symbolic layout of integrated circuits with compaction , 1978 .
[10] Hanan Samet,et al. An Algorithm for Converting Rasters to Quadtrees , 1981, IEEE Transactions on Pattern Analysis and Machine Intelligence.
[11] Azriel Rosenfeld,et al. Region representation: boundary codes from quadtrees , 1980, CACM.
[12] Steve Sapiro,et al. SIDS - A Symbolic Interactive Design System , 1980, 17th Design Automation Conference.
[13] Neil Weste. Virtual grid symbolic layout , 1981, DAC '81.
[14] John G. Williams. STICKS - A graphical compiler for high level LSl design , 1978, AFIPS National Computer Conference.
[15] Kenneth Steiglitz,et al. Operations on Images Using Quad Trees , 1979, IEEE Transactions on Pattern Analysis and Machine Intelligence.
[16] A. E. Dunlop. SLIM-the translation of symbolic layouts into mask data , 1980, DAC '80.
[17] Lynn Conway,et al. Introduction to VLSI systems , 1978 .
[18] Hanan Samet,et al. Region representation: quadtrees from boundary codes , 1980, CACM.
[19] N. H. E. Weste. Mulga — an interactive symbolic layout system for the design of integrated circuits , 1981, The Bell System Technical Journal.
[20] Sheldon B. Akers,et al. IC mask layout with a single conductor layer , 1970, DAC '70.