“All-in-C” Behavioral Synthesis and Verification with CyberWorkBench

This chapter introduces the benefits of C language-based behavioral synthesis design methodology over traditional RTL-based methods for System LSI, or SoC designs. A comprehensive C-based tool flow, based on CyberWorkBench™ (CWB), developed during the last 20 years at NEC's R&D laboratories is introduced. This includes behavioral synthesis and formal verification and hardware—software co-simulation of entire complex SoC. First we introduce the “all-in-C” concept based on CWB.

[1]  Kazutoshi Wakabayashi.  Unified Representation for Speculative Scheduling: Generalized Condition Vector , 2006, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[2]  S. Suzuki,et al.  A 600MIPS 120mW 70/spl mu/A leakage triple-CPU mobile application processor chip , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[3]  Satoshi Takahashi,et al.  Study and Analysis of System LSI Design Methodologies Using C-Based Behavioral Synthesis , 2003, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  Kazutoshi Wakabayashi,et al.  C-based SoC design flow and EDA tools: an ASIC and system vendorperspective , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Takeshi Yoshimura,et al.  A fast hardware/software co-verification method for systern-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication , 2004, Proceedings. 41st Design Automation Conference, 2004..

[6]  Kazutoshi Wakabayashi,et al.  Cyber: High Level Synthesis System from Software into ASIC , 1991 .