A Survey of Hybrid Techniques for Functional Verification

This article surveys recent advances in hybrid approaches for functional verification. These approaches combine multiple verification techniques so that they complement one another, resulting in superior verification effectiveness.

[1]  David A. Basin,et al.  Combining WS1S and HOL , 1998, FroCoS.

[2]  Carl-Johan H. Seger,et al.  A simple theorem prover based on symbolic trajectory evaluation and BDD's , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Scott Hazelhurst,et al.  A hybrid verification approach: getting deep into the design , 2002, DAC '02.

[4]  Joe Hurd.  An LCF-Style Interface between HOL and First-Order Logic , 2002, CADE.

[5]  Panagiotis Manolios,et al.  Refinement maps for efficient verification of processor models , 2005, Design, Automation and Test in Europe.

[6]  Natarajan Shankar,et al.  Using Decision Procedures with a Higher-Order Logic , 2001, TPHOLs.

[7]  Jian Shen,et al.  On Combining Formal and Informal Verification , 1997, CAV.

[8]  Robert K. Brayton,et al.  Probabilistic state space search , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[9]  Hassen Saïdi,et al.  Construction of Abstract State Graphs with PVS , 1997, CAV.

[10]  Jun Sawada,et al.  ACL2SIX: A Hint used to Integrate a Theorem Prover and an Automated Verification Tool , 2006, 2006 Formal Methods in Computer Aided Design.

[11]  David L. Dill,et al.  Counter-Example Based Predicate Discovery in Predicate Abstraction , 2002, FMCAD.

[12]  David L. Dill,et al.  Deriving a simulation input generator and a coverage metric from a formal specification , 2002, DAC '02.

[13]  Sandip Ray,et al.  Integrating external deduction tools with ACL2 , 2006, J. Appl. Log..

[14]  D. G. Saab,et al.  Verifying Properties Using Sequential ATPG , 2002 .

[15]  David G. Chinnery,et al.  A functional validation technique: biased-random simulation guided by observability-based coverage , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[16]  Giovanni Squillero,et al.  Automatic test program generation for pipelined processors , 2003, SAC '03.

[17]  Masahiro Fujita,et al.  Model Checking Based on Sequential ATPG , 1999, CAV.

[18]  Adnan Aziz,et al.  Enhancing simulation with BDDs and ATPG , 1999, DAC '99.

[19]  Warren A. Hunt,et al.  A SAT-Based Decision Procedure for the Subclass of Unrollable List Formulas in ACL2 (SULFA) , 2006, IJCAR.

[20]  Carl-Johan H. Seger,et al.  An industrially effective environment for formal hardware verification , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Jacob A. Abraham,et al.  Program slicing for ATPG-based property checking , 2004, 17th International Conference on VLSI Design. Proceedings..

[22]  Jacob A. Abraham,et al.  Abstraction Techniques for Validation Coverage Analysis and Test Generation , 1998, IEEE Trans. Computers.

[23]  K. D. Jones,et al.  The automatic generation of functional test vectors for Rambus designs , 1996, DAC '96.

[24]  Carl-Johan H. Seger,et al.  Combining theorem proving and trajectory evaluation in an industrial environment , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[25]  Kedar S. Namjoshi,et al.  Syntactic Program Transformations for Automatic Abstraction , 2000, CAV.

[26]  Carl-Johan H. Seger,et al.  The formal verification of a pipelined double-precision IEEE floating-point multiplier , 1995, ICCAD.

[27]  Adnan Aziz,et al.  Modeling design constraints and biasing in simulation using BDDs , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[28]  Sandip Ray,et al.  Combining Theorem Proving with Model Checking through Predicate Abstraction , 2007, IEEE Design & Test of Computers.

[29]  David L. Dill.  What's between simulation and formal verification? , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[30]  Mark Horowitz,et al.  Architecture validation for processors , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.

[31]  Tobias Nipkow,et al.  Combining Model Checking and Deduction for I/O-Automata , 1995, TACAS.

[32]  Avi Ziv,et al.  Coverage directed test generation for functional verification using Bayesian networks , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[33]  Jeffrey J. Joyce,et al.  Linking BDD-Based Symbolic Evaluation to Interactive Theorem-Proving , 1993, 30th ACM/IEEE Design Automation Conference.

[34]  Jae-Young Jang,et al.  Formal verification of FIRE: a case study , 1997, DAC.

[35]  Albert John Camilleri,et al.  A Hybrid Approach to Verifying Liveness in a Symmetric Multi-Processor , 1997, TPHOLs.

[36]  Nikil D. Dutt,et al.  Functional coverage driven test generation for validation of pipelined processors , 2005, Design, Automation and Test in Europe.

[37]  Patrick Cousot,et al.  Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints , 1977, POPL.

[38]  Sandip Ray,et al.  Certifying Compositional Model Checking Algorithms in ACL2 , 2003, ACL 2003.

[39]  Elsa L. Gunter,et al.  Adding External Decision Procedures to HOL90 Securely , 1998, TPHOLs.

[40]  Shuvendu K. Lahiri,et al.  A Symbolic Approach to Predicate Abstraction , 2003, CAV.

[41]  Adnan Aziz,et al.  Constraint-based verification , 2006 .

[42]  Adnan Aziz,et al.  SIVA: A System for Coverage-Directed State Space Search , 2001, J. Electron. Test..

[43]  Richard J. Boulton,et al.  The PROSPER toolkit , 2003, International Journal on Software Tools for Technology Transfer.

[44]  Natarajan Shankar,et al.  PVS: A Prototype Verification System , 1992, CADE.

[45]  Mark Horowitz,et al.  Validation coverage analysis for complex digital designs , 1996, Proceedings of International Conference on Computer Aided Design.

[46]  Todd M. Austin,et al.  StressTest: an automatic approach to test generation via activity monitors , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[47]  Jason Baumgartner,et al.  Scalable Automated Verification via Expert-System Guided Transformations , 2004, FMCAD.

[48]  M. Gordon,et al.  Introduction to HOL: a theorem proving environment for higher order logic , 1993 .

[49]  David L. Dill,et al.  Validation with guided search of the state space , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[50]  Tobias Nipkow,et al.  A Proof Assistant for Higher-Order Logic , 2002 .

[51]  William McCune,et al.  Ivy: a preprocessor and proof checker for first-order logic , 2000 .

[52]  Jacob A. Abraham,et al.  Automatic validation test generation using extracted control models , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[53]  Mike Bartley,et al.  A comparison of three verification techniques: directed testing, pseudo-random testing and property checking , 2002, DAC '02.

[54]  Serdar Tasiran,et al.  Linking simulation with formal verification at a higher level , 2004, IEEE Design & Test of Computers.

[55]  M. Gordon.  Programming Combinations of Deduction and BDD-based Symbolic Calculation , 2002 .

[56]  Alan J. Hu.  Distance-Guided Hybrid Verification with GUIDO , 2006, 2006 IEEE International High Level Design Validation and Test Workshop.

[57]  Jiang Long,et al.  Smart simulation using collaborative formal and simulation engines , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[58]  Shuvendu K. Lahiri,et al.  Indexed Predicate Discovery for Unbounded System Verification , 2004, CAV.

[59]  Prabhat Mishra,et al.  Test generation using SAT-based bounded model checking for validation of pipelined processors , 2006, GLSVLSI '06.

[60]  Lawrence Charles Paulson,et al.  Isabelle/HOL: A Proof Assistant for Higher-Order Logic , 2002 .

[61]  Michael J. C. Gordon,et al.  An Integration of HOL and ACL2 , 2006, 2006 Formal Methods in Computer Aided Design.

[62]  Avner Landver,et al.  Coverage-Directed Test Generation Using Symbolic Techniques , 1996, FMCAD.

[63]  D. Ross.  Computer-aided design , 1961, CACM.

[64]  Michael S. Hsiao,et al.  Practical use of sequential ATPG for model checking: going the extra mile does pay off , 2001, Sixth IEEE International High-Level Design Validation and Test Workshop.

[65]  Kwang-Ting Cheng,et al.  Using word-level ATPG and modular arithmetic constraint-solvingtechniques for assertion property checking , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[66]  Alan J. Hu,et al.  Approximate reachability with BDDs using overlapping projections , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[67]  Mark Horowitz,et al.  Improving coverage analysis and test generation for large designs , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[68]  Daniel G. Saab,et al.  Verifying properties using sequential ATPG [IC design] , 2002, Proceedings. International Test Conference.

[69]  Adnan Aziz,et al.  Automatic lighthouse generation for directed state space search , 2000, DATE '00.