On Modelling and Analysis of Receive Livelock and Cpu Utilization in High-Speed Networks

Abstract Under heavy network traffic such as that of Gigabit Ethernet, interrupt-driven kernels can perform very poorly. Application processes can starve as CPU bandwidth of network hosts is consumed by the overhead involved in handling interrupts and processing incoming packets. The potential of having a high network bandwidth has little value in practice if no CPU power is left for applications to process or forward data. In addition, the system throughput can significantly be degraded, resulting in a receive-livelock condition. In this paper, we present analytical study of receive livelock and CPU utilization. We develop analytical models based on queueing theory and Markov processes. We consider and model three systems: ideal, PIO, and DMA. In an ideal system, the interrupt overhead is ignored. In PIO, DMA is disabled and the CPU performs copying of incoming packets. In DMA, copying of incoming packets is performed by DMA engines. Our analysis work can be valuable for engineering and designing certain system parameters. It becomes prudent to understand and predict how a host system behaves and performs when subjected to high network traffic. Good overload behaviour is critical. Simulations and reported experimental results show that our analytical models are valid and give an adequate approximation.

[1]  Peter Steenkiste.  A systematic approach to host interface design for high-speed networks , 1994, Computer.

[2]  EDDIE KOHLER,et al.  The click modular router , 2000, TOCS.

[3]  K. K. Ramakrishnan,et al.  Performance Considerations in Designing Network Interfaces , 1993, IEEE J. Sel. Areas Commun..

[4]  Guru M. Parulkar,et al.  The APIC approach to high performance network interface design: protected DMA and other techniques , 1997, Proceedings of INFOCOM '97.

[5]  Eddie Kohler,et al.  The Click modular router , 1999, SOSP.

[6]  P. Wyckoff,et al.  EMP: Zero-Copy OS-Bypass NIC-Driven Gigabit Ethernet Message Passing , 2001, ACM/IEEE SC 2001 Conference (SC'01).

[7]  Jonathan M. Smith,et al.  Hardware/Software Organization of a High-Performance ATM Host Interface , 1993, IEEE J. Sel. Areas Commun..

[8]  Walter Willinger,et al.  On the Self-Similar Nature of Ethernet Traffic ( extended version ) , 1995 .

[9]  Jeffrey S. Chase,et al.  Trapeze / IP : TCP / IP at Near-Gigabit Speeds , 1999 .

[10]  José Carlos Brustoloni,et al.  Effects of buffering semantics on I/O performance , 1996, OSDI '96.

[11]  J.M. Smith,et al.  Giving applications access to Gb/s networking , 1993, IEEE Network.

[12]  Peter Druschel,et al.  Operating system support for high-speed communication , 1996, CACM.

[13]  Parameswaran Ramanathan,et al.  HIP: hybrid interrupt-polling for the network interface , 2001, OPSR.

[14]  Hsiao-Keng Jerry Chu,et al.  Zero-Copy TCP in Solaris , 1996, USENIX Annual Technical Conference.

[15]  K. K. Ramakrishnan,et al.  Eliminating receive livelock in an interrupt-driven kernel , 1996, TOCS.

[16]  Walter Willinger,et al.  On the self-similar nature of Ethernet traffic , 1993, SIGCOMM '93.

[17]  Khaled Salah,et al.  Performance evaluation of interrupt-driven kernels in gigabit networks , 2003, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).

[18]  Peter Druschel,et al.  Lazy receiver processing (LRP): a network subsystem architecture for server systems , 1996, OSDI '96.