Use of DFT techniques in speed grading a 1 GHz+ microprocessor

This paper presents a practical case-study of using DFT techniques for speed-grading the Motorola MPC7455, a 1 GHz+ microprocessor. The effectiveness of transition fault detection, path-delay AC-scan patterns and array BIST is compared with that of functional patterns for speed-grading the parts. We discuss the capabilities and challenges of using the DFT methods based on production data.

[1]  M. Abadir,et al.  Design-for-test methodology for Motorola PowerPC/sup TM/ microprocessors , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[2]  Bruce Long,et al.  DFT advances in the Motorola's MPC7400, a PowerPC/sup TM/ G4 microprocessor , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[3]  D.R. Bearden,et al.  A 780 MHz PowerPC/sup TM/ microprocessor with integrated L2 cache , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[4]  Craig Hunter,et al.  The PowerPC 603 microprocessor: an array built-in self test mechanism , 1994, Proceedings., International Test Conference.

[5]  Craig Hunter,et al.  Balancing structured and ad-hoc design for test: testing of the PowerPC 603 microprocessor , 1994, Proceedings., International Test Conference.

[6]  Carol Pyron,et al.  Next generation PowerPC/sup TM/ microprocessor test strategy improvements , 1997, Proceedings International Test Conference 1997.

[7]  D. Reid,et al.  450 MHz PowerPC/sup TM/ microprocessor with enhanced instruction set and copper interconnect , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).