Test generation for acyclic sequential circuits with hold registers
暂无分享,去创建一个
[1] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[2] Srimat T. Chakradhar,et al. Sequential circuits with combinational test generation complexity , 1996, Proceedings of 9th International Conference on VLSI Design.
[3] Hideo Fujiwara,et al. An optimal time expansion model based on combinational ATPG for RT level circuits , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).
[4] Melvin A. Breuer,et al. Testability properties of acyclic structures and applications to partial scan design , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.
[5] S.M. Reddy,et al. On determining scan flip-flops in partial-scan designs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[6] Melvin A. Breuer,et al. Partial scan design of register-transfer level circuits , 1995, J. Electron. Test..
[7] Arno Kunzmann,et al. An analytical approach to the partial scan problem , 1990, J. Electron. Test..
[8] Melvin A. Breuer,et al. The BALLAST Methodology for Structured Partial Scan Design , 1990, IEEE Trans. Computers.
[9] 藤原 秀雄,et al. Logic testing and design for testability , 1985 .
[10] Tomoo Inoue,et al. Partial scan design methods based on internally balanced structure , 1998 .
[11] K.-T. Cheng,et al. A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.