A new ECO technology for functional changes and removing timing violations

Engineering Change Order (ECO), is an effective technique for fixing circuit functionality and timing problems after the placement stage. We proposed a new approach to solve the function and timing problems simultaneously by rerouting the netlist to the spare cells. The proposed approach includes two stages (1) functional change with timing consideration and (2) timing optimization. In the first stage, a spare cell selection algorithm is designed to select proper spare cells which can solve the functional change problems with timing consideration. After the first stage, we conduct timing analysis to find paths which violated the timing constraints, and using gate sizing and buffer insertion techniques to remedy those paths. Experimental results are based on five industry benchmarks. The results show that our approach is effective and efficient in fixing the functional change problem and timing optimization problem.

[1]  Jie-Hong Roland Jiang,et al.  TRECO: Dynamic technology remapping for timing Engineering Change Orders , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[2]  M. Marek-Sadowska,et al.  Logic synthesis for engineering change , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Kuang-Yao Lee,et al.  On Using Spare Cells for Functional Changes with Wirelength Consideration , 2009 .

[4]  Igor L. Markov,et al.  Reap what you sow: spare cells for post-silicon metal fix , 2008, ISPD '08.

[5]  Kurt Keutzer DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, DAC.

[6]  H. Kuhn The Hungarian method for the assignment problem , 1955 .

[7]  Shih-Chieh Chang,et al.  Design and design automation of rectification logic for engineering change , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[8]  Chih-Wei Chang,et al.  A Metal-Only-ECO Solver for Input-Slew and Output-Loading Violations , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Daniel Brand,et al.  Incremental synthesis , 1994, ICCAD '94.

[10]  Jiang Hu,et al.  Path-Based Buffer Insertion , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Malgorzata Marek-Sadowska,et al.  ECO-Map: Technology remapping for post-mask ECO using simulated annealing , 2008, 2008 IEEE International Conference on Computer Design.

[12]  Tsai-Ming Hsieh,et al.  Technology remapping for engineering change with wirelength consideration , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[13]  Yao-Wen Chang,et al.  ECO timing optimization using spare cells , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[14]  Sachin S. Sapatnekar,et al.  Accurate estimation of global buffer delay within a floorplan , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Amit Kumar,et al.  An ECO Technique for Removing Crosstalk Violations in Clock Networks , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[16]  Malgorzata Marek-Sadowska,et al.  Engineering change using spare cells with constant insertion , 2007, ICCAD.