A new ECO technology for functional changes and removing timing violations
暂无分享,去创建一个
[1] Jie-Hong Roland Jiang,et al. TRECO: Dynamic technology remapping for timing Engineering Change Orders , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).
[2] M. Marek-Sadowska,et al. Logic synthesis for engineering change , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Kuang-Yao Lee,et al. On Using Spare Cells for Functional Changes with Wirelength Consideration , 2009 .
[4] Igor L. Markov,et al. Reap what you sow: spare cells for post-silicon metal fix , 2008, ISPD '08.
[5] Kurt Keutzer. DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, DAC.
[6] H. Kuhn. The Hungarian method for the assignment problem , 1955 .
[7] Shih-Chieh Chang,et al. Design and design automation of rectification logic for engineering change , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[8] Chih-Wei Chang,et al. A Metal-Only-ECO Solver for Input-Slew and Output-Loading Violations , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Daniel Brand,et al. Incremental synthesis , 1994, ICCAD '94.
[10] Jiang Hu,et al. Path-Based Buffer Insertion , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Malgorzata Marek-Sadowska,et al. ECO-Map: Technology remapping for post-mask ECO using simulated annealing , 2008, 2008 IEEE International Conference on Computer Design.
[12] Tsai-Ming Hsieh,et al. Technology remapping for engineering change with wirelength consideration , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[13] Yao-Wen Chang,et al. ECO timing optimization using spare cells , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[14] Sachin S. Sapatnekar,et al. Accurate estimation of global buffer delay within a floorplan , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] Amit Kumar,et al. An ECO Technique for Removing Crosstalk Violations in Clock Networks , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).
[16] Malgorzata Marek-Sadowska,et al. Engineering change using spare cells with constant insertion , 2007, ICCAD.