Hierarchy Communication Channel in Transaction-Level Hardware/Software Co-emulation System

Hierarchy communication channel in transaction-level hardware/software co-emulation system for system-on-a-chip (SOC) verification is proposed in the paper. The hierarchy communication channel consists of physical layer, transport layer, transaction layer and application layer. In the paper, research for the channel focuses on communication protocol for transport layer, hardware and software for physical, transport and transaction layer, respectively. This hierarchy communication channel can enhance verification reliability and efficiency because end-user, transactor implementor, infrastructure implementor is only required to concentrate on the work relevant to their specified layers, i.e. physical and transport layers for infrastructure implementor, application layer for end user, transaction layer for transactor implementor. As a verification example, the hierarchy-based transaction-level verification technique has been applied to verification of a digital audio-specific DSP core for AC-3 decoding.

[1]  Mark Glasser,et al.  The Transaction-Based Verification Methodology , 2000 .

[2]  Daniel Gajski,et al.  Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[3]  Sang-Heon Lee,et al.  A prediction packetizing scheme for reducing channel traffic in transaction-level hardware/software co-emulation , 2005, Design, Automation and Test in Europe.

[4]  C.-M. Kyung,et al.  PrePack: Predictive Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Soha Hassoun,et al.  A transaction-based unified architecture for simulation and emulation , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  F. Ferrari,et al.  System-on-a-chip verification~methodology and techniques , 2002, IEEE Circuits and Devices Magazine.

[7]  Leena Singh,et al.  System-on-a-Chip Verification: Methodology and Techniques , 2000 .