uBRAM-based run-time reconfigurable FPGA and corresponding reconfiguration methodology
暂无分享,去创建一个
[1] Wei Zhang,et al. Non-volatile 3D stacking RRAM-based FPGA , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).
[2] Abbas El Gamal,et al. Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory , 2012, 2012 IEEE International Solid-State Circuits Conference.
[3] Wei Zhang,et al. 3D-HIM: A 3D High-density Interleaved Memory for bipolar RRAM design , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.
[4] Rainer Waser,et al. Complementary resistive switches for passive nanocrossbar memories. , 2010, Nature materials.
[5] Wei Zhang,et al. A Look Up Table design with 3D bipolar RRAMs , 2012, 17th Asia and South Pacific Design Automation Conference.
[6] Jason Cong,et al. mrFPGA: A novel FPGA architecture with memristor-based reconfiguration , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.
[7] Yu (Kevin) Cao,et al. What is Predictive Technology Model (PTM)? , 2009, SIGD.
[8] Min Wang,et al. Handover within 3GPP LTE: Design Principles and Performance , 2009, 2009 IEEE 70th Vehicular Technology Conference Fall.
[9] Wei Wang,et al. FPGA Based on Integration of CMOS and RRAM , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] Kenneth B. Kent,et al. Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.
[11] S Mukhopadhyay,et al. A Circuit and Architecture Codesign Approach for a Hybrid CMOS–STTRAM Nonvolatile FPGA , 2011, IEEE Transactions on Nanotechnology.
[12] Laurent Jacques,et al. A (256×256) pixel 76.7mW CMOS imager/ compressor based on real-time In-pixel compressive sensing , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[13] P. Chow,et al. The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[14] Steven Trimberger,et al. A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[15] Wei Zhang,et al. A hybrid nano/CMOS dynamically reconfigurable system—Part I: Architecture , 2009, JETC.