1.28 and 5.12 Gbps multi-channel twinax cable receiver ASICs for the ATLAS Inner Tracker Pixel Detector upgrade

We present two prototypes of a gigabit transceiver ASIC, GBCR1 and GBCR2, both designed in a 65-nm CMOS technology for the ATLAS Inner Tracker Pixel Detector readout upgrade. The first prototype, GBCR1, has four upstream receiver channels and one downstream transmitter channel with pre-emphasis. Each upstream channel receives the data at 5.12 Gbps through a 5 meter AWG34 Twinax cable from an ASIC driver located on the pixel module and restores the signal from the high frequency loss due to the low mass cable. The signal is retimed by a recovered clock before it is sent to the optical transmitter VTRx+. The downstream driver is designed to transmit the 2.56 Gbps signal from lpGBT to the electronics on the pixel module over the same cable. The peak-peak jitter (throughout the paper jitter is always peak-peak unless specified) of the restored signal is 35.4 ps at the output of GBCR1, and 138 ps for the downstream channel at the cable ends. GBCR1 consumes 318 mW and is tested. The second prototype, GBCR2, has seven upstream channels and two downstream channels. Each upstream channel works at 1.28 Gbps to recover the data directly from the RD53B ASIC through a 1 meter custom FLEX cable followed by a 6 meter AWG34 Twinax cable. The equalized signal of each upstream channel is retimed by an input 1.28 GHz phase programmable clock. Compared with the signal at the FLEX input, the additional jitter of the equalized signal is about 80 ps when the retiming logic is o . When the retiming logic is on, the jitter is 50 ps at GBCR2 output, assuming the 1.28 GHz retiming clock is from lpGBT. The downstream is designed to transmit the 160 Mbps signal from lpGBT through the same cable connection to RD53B and the jitter is about 157 ps at the cable ends. GBCR2 consumes about 150 mW when the retiming logic is on. This design was submitted in November 2019.

[1]  Jian Wang,et al.  A High-Resolution Clock Phase-Shifter in a 65 nm CMOS Technology , 2017 .

[2]  Tiankuan Liu.  A 4.9-GHz low power, low jitter, LC phase locked loop , 2010, 2202.05730.

[3]  Paul Leroux,et al.  A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit with High Speed Feed Forward Correction in 65 nm CMOS , 2019, 2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS).

[4]  Hidetoshi Onodera,et al.  Low-Power Design of CML Drivers for On-Chip Transmission-Lines , 2006 .

[5]  M. T. Mustaffa,et al.  Comparison of receiver equalization using first-order and second-order Continuous-Time Linear Equalizer in 45 nm process technology , 2012, 2012 4th International Conference on Intelligent and Advanced Systems (ICIAS2012).

[6]  Pisana Placidi,et al.  Extension of RD53 , 2018 .

[7]  Francois Vasey,et al.  The VTRx+, an optical link module for data transmission at HL-LHC , 2018 .

[8]  J. Christiansen,et al.  A 2.56-GHz SEU Radiation Hard $LC$ -Tank VCO for High-Speed Communication Links in 65-nm CMOS Technology , 2018, IEEE Transactions on Nuclear Science.

[9]  Jingbo Ye,et al.  A High-resolution, Wide-range, Radiation-hard Clock Phase-shifter in a 65 nm CMOS Technology , 2019, 2019 MIXDES - 26th International Conference "Mixed Design of Integrated Circuits and Systems".

[10]  D. Cauz,et al.  ATLAS pixel detector electronics and sensors , 2008 .

[11]  S.. Gondi,et al.  Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers , 2007, IEEE Journal of Solid-State Circuits.

[12]  Francois Vasey,et al.  Versatile Link PLUS transceiver development , 2017 .