Experience with the VHDL environment
暂无分享,去创建一个
[1] Premachandran R. Menon,et al. A Logic Simulation Machine , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] J. Hines. Where VHDL Fits within the CAD Environment , 1987, 24th ACM/IEEE Design Automation Conference.
[3] Walid Najjar,et al. Parallel Discrete-Event Simulation , 1987, IEEE Design & Test of Computers.
[4] L. F. Saunders. The IBM VHDL Design System , 1987, 24th ACM/IEEE Design Automation Conference.
[5] David Jefferson,et al. Fast Concurrent Simulation Using the Time Warp Mechanism. Part I. Local Control. , 1982 .
[6] Moe Shahdad. An Interface between VHDL and EDIF , 1987, 24th ACM/IEEE Design Automation Conference.
[7] M.R. Lightner,et al. Modeling and simulation of VLSI digital systems , 1987, Proceedings of the IEEE.
[8] Lawrence P. McNamee,et al. VISION: VHDL Induced Schematic Imaging on Net-Lists , 1987, 24th ACM/IEEE Design Automation Conference.
[9] Ken Huang,et al. The Effects of Modeling on Simulator Performance , 1987, IEEE Design & Test of Computers.
[10] P. J. DesMarais,et al. A Functional Level Modelling Language for Digital Simulation , 1982, DAC 1982.
[11] Ernst G. Ulrich,et al. Speed and Accuracy in Digital Network Simulation Based on Structural Modeling , 1982, DAC 1982.