Employing pipelined thinning architecture for real-time fingerprint verifier

Thinning is a very important operation in the pre-processing stage of fingerprint recognition. With the availability of fast thinning hardware, real-time image processing applications can be achieved. The authors introduce a detailed hardware architecture design of a thinning processor used in an embedded fingerprint recognition system. The proposed thinning algorithm has a parallel-pipelining structure suited to hardware realisation, which is implemented and verified using FPGA. Equipped with a modification unit array, a designated operating schedule, and an address generator based on systolic counter, this thinning processor is able to perform a thinning operation within 0.07 s at 40 MHz for a 512 � 512 picture, which is at least 40 times faster than software execution. Consequently, the proposed thinning processor was successfully integrated into a real-time fingerprint recognition system.

[1]  Ching Y. Suen,et al.  A fast parallel algorithm for thinning digital patterns , 1984, CACM.

[2]  K. Preston,et al.  Real-Time Parallel Computing , 1981, Springer US.

[3]  Kiamal Pekmestzi,et al.  Systolic frequency dividers/counters , 1994 .

[4]  Pei-Yung Hsiao,et al.  A novel FPGA architectural implementation of pipelined thinning algorithm , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[5]  V. Espinosa-Duro.  Mathematical morphology approaches for fingerprint thinning , 2002, Proceedings. 36th Annual 2002 International Carnahan Conference on Security Technology.

[6]  Alfredo Petrosino,et al.  A two-subcycle thinning algorithm and its parallel implementation on SIMD machines , 2000, IEEE Trans. Image Process..

[7]  N. Ranganathan,et al.  A systolic algorithm and architecture for image thinning , 1995, Proceedings. Fifth Great Lakes Symposium on VLSI.

[8]  Josef Kittler,et al.  Image processing system architectures , 1985 .

[9]  Gian Luca Foresti,et al.  Object recognition and tracking for remote video surveillance , 1999, IEEE Trans. Circuits Syst. Video Technol..

[10]  Arun K. Majumdar,et al.  Design of an ASIC Chip for Skeletonization of Graylevel Digital Images , 1996 .

[11]  Jun-Sik Kwon,et al.  An enhanced thinning algorithm using parallel processing , 2001, Proceedings 2001 International Conference on Image Processing (Cat. No.01CH37205).