“Zeppelin”: An SoC for Multichip Architectures
暂无分享,去创建一个
Samuel Naffziger | Alan Smith | Noah Beck | Milam Paraschou | Sean White | Thomas Burd | Nathan Kalyanasundharam | Gregg Donley | Larry Hewitt | N. Beck | T. Burd | Alan P. Smith | S. Naffziger | Milam Paraschou | Sean White | Nathan Kalyanasundharam | Gregg Donley | L. Hewitt
[1] Samuel Naffziger,et al. Bristol Ridge: A 28-nm $\times$ 86 Performance-Enhanced Microprocessor Through System Power Management , 2017, IEEE Journal of Solid-State Circuits.
[2] Pat Conway,et al. The AMD Opteron Northbridge Architecture , 2007, IEEE Micro.
[3] Teja Singh,et al. 3.2 Zen: A next-generation high-performance ×86 core , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).
[4] Taejoong Song,et al. A 14 nm FinFET 128 Mb SRAM With V $_{\rm MIN}$ Enhancement Techniques for Low-Power Applications , 2015, IEEE Journal of Solid-State Circuits.
[5] Sean White,et al. ‘Zeppelin’: An SoC for multichip architectures , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).
[6] Mike Clark,et al. A new ×86 core architecture for the next generation of computing , 2016, IEEE Hot Chips Symposium.
[7] Jonathan White,et al. Carrizo: A High Performance, Energy Efficient 28 nm APU , 2016, IEEE Journal of Solid-State Circuits.
[8] Taejoong Song,et al. 13.2 A 14nm FinFET 128Mb 6T SRAM with VMIN-enhancement techniques for low-power applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).