Integrating Program Optimizations and Transformations with the Scheduling of Instruction Level Parallelism
暂无分享,去创建一个
[1] Rajiv Gupta,et al. GURRR: a global unified resource requirements representation , 1995 .
[2] Rajiv Gupta,et al. Region Scheduling: An Approach for Detecting and Redistributing Parallelism , 1990, IEEE Trans. Software Eng..
[3] Alexandru Nicolau,et al. Mutation Scheduling: A Unified Approach to Compiling for Fine-Grain Parallelism , 1994, LCPC.
[4] Joseph A. Fisher,et al. Trace Scheduling: A Technique for Global Microcode Compaction , 1981, IEEE Transactions on Computers.
[5] Bernhard Steffen,et al. Optimal code motion: theory and practice , 1994, TOPL.
[6] Yale N. Patt,et al. Checkpoint repair for out-of-order execution machines , 1987, ISCA '87.
[7] Bernhard Steffen,et al. Partial dead code elimination , 1994, PLDI '94.
[8] Lori L. Pollock,et al. A scheduler-sensitive global register allocator , 1993, Supercomputing '93. Proceedings.
[9] C. Norris,et al. A schedular-sensitive global register allocator , 1993, Supercomputing '93.
[10] Edward S. Davidson,et al. Highly concurrent scalar processing , 1986, ISCA 1986.
[11] Shlomit S. Pinter,et al. Register allocation with instruction scheduling: a new approach , 1996, Journal of Programming Languages.
[12] Scott A. Mahlke,et al. Using profile information to assist classic code optimizations , 1991, Softw. Pract. Exp..
[13] Kemal Ebcioglu,et al. VLIW compilation techniques in a superscalar environment , 1994, PLDI '94.
[14] Rajiv Gupta,et al. Resource Spackling: A Framework for Integrating Register Allocation in Local and Global Schedulers , 1994, IFIP PACT.