A new design of low power high speed hybrid CMOS full adder

We have designed the full Adder using hybrid-CMOS logic style by dividing it in three modules so that it can be optimized at various levels. First module is an XOR-XNOR circuit, which generates full swing XOR and XNOR outputs simultaneously and have a good driving capability. It also consumes minimum power and provides better delay performance. Second module is a sum circuit which is also a XOR circuit and uses carry input and the output of the first module as input to generate sum output. Third module is a carry circuit which uses the output of the first stage and other inputs to generate carry output. In the new full adder design we have proposed new full adder circuit which reduce the power consumption, delay between carry out to carry in and PDP by 12 to 100%. Simulations are carried out on HSPICE using TSMC 0.18 μm CMOS technology.

[1]  Yu-Cherng Hung,et al.  A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.

[2]  Yuke Wang,et al.  New 4-transistor XOR and XNOR designs , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[3]  M.B. Srinivas,et al.  New improved 1-bit full adder cells , 2008, 2008 Canadian Conference on Electrical and Computer Engineering.

[4]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[5]  Po-Ming Lee,et al.  Novel 10-T full adders realized by GDI structure , 2007, 2007 International Symposium on Integrated Circuits.

[6]  Mohamed A. Elgamel,et al.  Design methodologies for high-performance noise-tolerant XOR-XNOR circuits , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Chip-Hong Chang,et al.  A novel hybrid pass logic with static CMOS output drive full-adder cell , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[8]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[9]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[10]  Haomin Wu,et al.  A new design of the CMOS full adder , 1992 .

[11]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[12]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  ChangChip-Hong,et al.  A review of 0.18-µm full adder performances for tree structured arithmetic circuits , 2005 .

[14]  D. Radhakrishnan,et al.  Low-voltage low-power CMOS full adder , 2001 .

[15]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Mathias Beike,et al.  Digital Integrated Circuits A Design Perspective , 2016 .