An MPEG-2 video encoder LSI with scalability for HDTV based on three-layer cooperative architecture
暂无分享,去创建一个
Toshio Kondo | Takeshi Ogura | Mitsuo Ikeda | Jiro Naganuma | Takeshi Yoshitome | Koyo Nitta | Toshihiro Minami | Kazuhito Suguri
[1] T. Minami. A single-chip MPEG2 MP@ML video encoder with multi-chip configuration for a single-board MP@HL encoder , 1998 .
[2] I. Tamitani,et al. A 1.5-W single-chip MPEG-2 MP@ML video encoder with low power motion estimation and clocking , 1997, IEEE J. Solid State Circuits.
[3] Yoshiyuki Yashima,et al. MPEG2 video and audio codec board set for a personal computer , 1995, Proceedings of GLOBECOM '95.
[4] T. Ishikawa,et al. A 1.2 W single-chip MPEG2 MP@ML video encoder LSI including wide search range motion estimation and 81 MOPS controller , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[5] T. Ikenaga,et al. Two-chip MPEG-2 video encoder , 1996, IEEE Micro.
[6] Mitsuo Ikeda,et al. A hardware/software concurrent design for a real-time SP@ML MPEG2 video-encoder chip set , 1996, Proceedings ED&TC European Design and Test Conference.
[7] Yasuyuki Okumura,et al. An MPEG2-based digital CATV and VOD system using ATM-PON architecture , 1996, Proceedings of the Third IEEE International Conference on Multimedia Computing and Systems.
[8] Takeshi Ogura,et al. High-speed software-based platform for embedded software of a single-chip MPEG-2 video encoder LSI with HDTV scalability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).