A 0.325 V, 600-kHz, 40-nm 72-kb 9T Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist
暂无分享,去创建一个
Chien-Yu Lu | Ming-Hsien Tu | Kuen-Di Lee | Shyh-Jye Jou | Ching-Te Chuang | Paul-Sen Kan | Huan-Shun Huang | Yung-Shin Kao | Ya-Ping Wu | Chung-Ping Huang | C. Chuang | Ming-Hsien Tu | Kuen-Di Lee | S. Jou | Chien-Yu Lu | Huan-Shun Huang | Paul-Sen Kan | Ya-Ping Wu | Chung-Ping Huang | Yung-Shin Kao
[1] Meng-Fan Chang,et al. A 130 mV SRAM With Expanded Write and Read Margins for Subthreshold Applications , 2011, IEEE Journal of Solid-State Circuits.
[2] T. Sasaki,et al. A 0.7 V Single-Supply SRAM With 0.495 $\mu$m$^{2}$ Cell in 65 nm Technology Utilizing Self-Write-Back Sense Amplifier and Cascaded Bit Line Scheme , 2009, IEEE Journal of Solid-State Circuits.
[3] H. Yamauchi,et al. A Stable 2-Port SRAM Cell Design Against Simultaneously Read/Write-Disturbed Accesses , 2008, IEEE Journal of Solid-State Circuits.
[4] C.H. Kim,et al. A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing , 2008, IEEE Journal of Solid-State Circuits.
[5] Ming-Chien Tsai,et al. Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Rajiv V. Joshi,et al. A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Meng-Fan Chang,et al. A large σVTH/VDD tolerant zigzag 8T SRAM with area-efficient decoupled differential sensing and fast write-back scheme , 2010, 2010 Symposium on VLSI Circuits.
[8] Ching-Te Chuang,et al. High-performance SRAM in nanoscale CMOS: Design challenges and techniques , 2007, 2007 IEEE International Workshop on Memory Technology, Design and Testing.
[9] T. Sasaki,et al. A 0.7V single-supply SRAM with 0.495um2 cell in 65nm technology utilizing self-write-back sense amplifier and cascaded bit line scheme , 2008, 2008 IEEE Symposium on VLSI Circuits.
[10] Jan M. Rabaey,et al. Ultralow-Power Design in Near-Threshold Region , 2010, Proceedings of the IEEE.
[11] Sanghyeon Baeg,et al. SRAM Interleaving Distance Selection With a Soft Error Failure Model , 2009, IEEE Transactions on Nuclear Science.
[12] Meng-Fan Chang,et al. A Large $\sigma $V$_{\rm TH}$/VDD Tolerant Zigzag 8T SRAM With Area-Efficient Decoupled Differential Sensing and Fast Write-Back Scheme , 2011, IEEE Journal of Solid-State Circuits.
[13] A.P. Chandrakasan,et al. A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy , 2008, IEEE Journal of Solid-State Circuits.
[14] M. Yabuuchi,et al. A 45nm 0.6V cross-point 8T SRAM with negative biased read/write assist , 2009, 2009 Symposium on VLSI Circuits.
[15] Shi-Yu Huang,et al. P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation , 2011, IEEE Journal of Solid-State Circuits.
[16] Kaushik Roy,et al. A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.
[17] R.H. Dennard,et al. An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches , 2008, IEEE Journal of Solid-State Circuits.
[18] Chien-Yu Lu,et al. A 0.33-V, 500-kHz, 3.94-$\mu\hbox{W}$ 40-nm 72-Kb 9T Subthreshold SRAM With Ripple Bit-Line Structure and Negative Bit-Line Write-Assist , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.
[19] Magdy A. Bayoumi,et al. Low-Power Cache Design Using 7T SRAM Cell , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[20] Chien-Yu Lu,et al. A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing , 2012, IEEE Journal of Solid-State Circuits.
[21] A.P. Chandrakasan,et al. A Reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.
[22] Kevin G. Stawiasz,et al. A 512kb 8T SRAM Macro Operating Down to 0.57 V With an AC-Coupled Sense Amplifier and Embedded Data-Retention-Voltage Sensor in 45 nm SOI CMOS , 2011, IEEE Journal of Solid-State Circuits.
[23] Ching-Te Chuang,et al. SRAM Write-Ability Improvement With Transient Negative Bit-Line Voltage , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[24] Masanori Hashimoto,et al. Alpha-particle-induced soft errors and multiple cell upsets in 65-nm 10T subthreshold SRAM , 2010, 2010 IEEE International Reliability Physics Symposium.
[25] A. Wang,et al. Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.
[26] C.H. Kim,et al. A Voltage Scalable 0.26 V, 64 kb 8T SRAM With V$_{\min}$ Lowering Techniques and Deep Sleep Mode , 2008, IEEE Journal of Solid-State Circuits.
[27] Alexander Fish,et al. A 250 mV 8 kb 40 nm Ultra-Low Power 9T Supply Feedback SRAM (SF-SRAM) , 2011, IEEE Journal of Solid-State Circuits.
[28] Anantha P. Chandrakasan,et al. A 45nm 0.5V 8T column-interleaved SRAM with on-chip reference selection loop for sense-amplifier , 2009, 2009 IEEE Asian Solid-State Circuits Conference.