Quasi-3D device simulation for microwave noise characterization of MOS devices

We report a quasi 3-D MOS noise simulation method which accurately predicts the microwave noise performance of MOS transistors. This method inherently takes into account all the microscopic noise sources within the transistor at microwave frequencies. A 0.5 /spl mu/m LDD nMOS transistor was simulated and the simulation results were compared to measurement data. The behavior of the microwave noise parameters (i.e. F/sub min/, R/sub opt/, X/sub opt/, and R/sub n/) with bias and layout parameters are also presented.

[1]  T. Manku,et al.  Microwave CMOS-devices and circuits , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[2]  Hanjin Cho,et al.  CMOS layout and bias optimization for RF IC design applications , 1997, IMS 1997.

[3]  Fabrizio Bonani,et al.  An efficient approach to noise analysis through multidimensional physics-based models , 1998 .

[4]  K. B. Niclas,et al.  On Noise in Distributed Amplifiers at Microwave Frequencies , 1983 .

[5]  E. Morifuji,et al.  High-frequency AC characteristics of 1.5 nm gate oxide MOSFETs , 1996, International Electron Devices Meeting. Technical Digest.

[6]  S. P. Voinigescu,et al.  An assessment of the state-of-the-art 0.5 /spl mu/m bulk CMOS technology for RF applications , 1995, Proceedings of International Electron Devices Meeting.