Self-Test Techniques for Crypto-Devices

This paper describes a generic built-in self-test strategy for devices implementing symmetric encryption algorithms. Taking advantage of the inner iterative structures of crypto-cores, test facilities are easily set-up for circular self-test of the crypto-cores, built-in pseudorandom test generation and response analysis for other cores in the host device. Main advantages of the proposed test implementation are an architecture with no visible scan chain, 100% fault coverage on crypto-cores with negligible area overhead, availability of pseudorandom test sources, and very low aliasing response compaction for other cores.

[1]  H. Feistel.  Cryptography and Computer Privacy , 1973 .

[2]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[3]  Sang Joon Kim,et al.  A Mathematical Theory of Communication , 2006 .

[4]  Nur A. Touba,et al.  Circular BIST with state skipping , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Mark Mohammad Tehranipoor,et al.  Securing Scan Design Using Lock and Key Technique , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[6]  Peter Hellekalek,et al.  Empirical evidence concerning AES , 2003, TOMC.

[7]  Ramesh Karri,et al.  Secure scan: a design-for-test architecture for crypto chips , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[8]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[9]  Bruno Rouzeyre,et al.  Securing Scan Control in Crypto Chips , 2007, J. Electron. Test..

[10]  Claude E. Shannon,et al.  Communication theory of secrecy systems , 1949, Bell Syst. Tech. J..

[11]  Joan Daemen,et al.  Cipher and hash function design strategies based on linear and differential cryptanalysis , 1995 .

[12]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[13]  Ramesh Karri,et al.  Scan based side channel attack on dedicated hardware implementations of Data Encryption Standard , 2004 .

[14]  Bruno Rouzeyre,et al.  AES-Based BIST: Self-Test, Test Pattern Generation and Signature Analysis , 2008, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008).

[15]  Walter Anheier,et al.  On Random Pattern Testability of Cryptographic VLSI Cores , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[16]  Shigeo Shioda,et al.  Some upper and lower bounds on the coupon collector problem , 2007 .