Pseudo-differential zero-crossing-based circuit with differential error suppression

This paper presents a pseudo-differential zero-crossing-based circuit topology that achieves differential error suppression. The nature of the charging errors in different zero-crossing-based circuit topologies is explored and the benefits of the proposed topology are discussed. Simulation results provided confirm the differential error suppression in the proposed scheme.

[1]  Hae-Seung Lee,et al.  A Zero-Crossing-Based 8-bit 200 MS/s Pipelined ADC , 2007, IEEE Journal of Solid-State Circuits.

[2]  Un-Ku Moon,et al.  A 630μW zero-crossing-based ΔΣ ADC using switched-resistor current sources in 45nm CMOS , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[3]  Hae-Seung Lee,et al.  A 12b 50MS/s fully differential zero-crossing-based ADC without CMFB , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Soon-Kyun Shin,et al.  A fully-differential zero-crossing-based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.

[5]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.