A 0.13/spl mu/m CMOS four-channel ADSL2+ analog front-end for CO applications with 75mW per channel

An analog-front-end design including the power-management circuits to achieve an SoC ADSL CPE modem solution is presented. The integrated AFE with less than 2nV//spl radic/Hz input referred noise, dynamically adaptive hybrid and combination of the analog and digital filtering provides a single-chip solution.

[1]  J.P. Cornil,et al.  A 0.5 /spl mu/m CMOS ADSL analog front-end IC , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[2]  A. Wiesbauer,et al.  An ADSL-RT full-rate analog frontend IC with integrated line driver , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[3]  Sang-Soo Lee.  Integration and system design trends of ADSL analog front ends and hybrid line interfaces , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).