Analog implementation of pulse-coupled neural networks

This paper presents a compact architecture for analog CMOS hardware implementation of voltage-mode pulse-coupled neural networks (PCNN's). The hardware implementation methods shows inherent fault tolerance specialties and high speed, which is usually more than an order of magnitude over the software counterpart. A computational style described in this article mimics a biological neural network using pulse-stream signaling and analog summation and multiplication. Pulse-stream encoding technique uses pulse streams to carry information and control analog circuitry, while storing further analog information on the time axis. The main feature of the proposed neuron circuit is that the structure is compact, yet exhibiting all the basic properties of natural biological neurons. Functional and structural forms of neural and synaptic functions are presented along with simulation results. Finally, the proposed design is applied to image processing to demonstrate successful restoration of images and their features.

[1]  M. L. Padgett,et al.  Strategies and Tactics for the Application of Neural Networks to Industrial Electronics , 1997 .

[2]  Mona E. Zaghloul,et al.  Silicon Implementation of Pulse Coded Neural Networks , 1994 .

[3]  W. Singer,et al.  Oscillatory responses in cat visual cortex exhibit inter-columnar synchronization which reflects global stimulus properties , 1989, Nature.

[4]  Alan F. Murray,et al.  Integrated pulse stream neural networks: results, issues, and pointers , 1992, IEEE Trans. Neural Networks.

[5]  Mona E. Zaghloul,et al.  VLSI implementation of synaptic weighting and summing in pulse coded neural-type cells , 1992, IEEE Trans. Neural Networks.

[6]  M. Bialko,et al.  Novel inductorless neuristor line , 1975 .

[7]  Mona E. Zaghloul,et al.  Synchronization of neural-type cells , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[8]  Lex A. Akers,et al.  An adaptive neural processing node , 1993, IEEE Trans. Neural Networks.

[9]  John L. Johnson.  Pulse-coupled neural networks , 1994, Defense + Commercial Sensing.

[10]  Kimmo Kaski,et al.  Pulse-density modulation technique in VLSI implementations of neural network algorithms , 1990 .

[11]  M. L. Padgett,et al.  Pulse-Coupled Neurons for Image Filtering , 1999 .

[12]  H. John Caulfield,et al.  O(No) pulse-coupled neural network performing humanlike logic , 1996, Defense + Commercial Sensing.

[13]  C. Kulkarni-Kohli,et al.  An integrable MOS neuristor line , 1976, Proceedings of the IEEE.

[14]  Alan F. Murray,et al.  Asynchronous VLSI neural networks using pulse-stream arithmetic , 1988 .

[15]  Alan F. Murray,et al.  Analogue Neural Vlsi: A Pulse Stream Approach , 1994 .

[16]  Jack L. Meador,et al.  Programmable impulse neural circuits , 1991, IEEE Trans. Neural Networks.

[17]  Patrick van der Smagt,et al.  Introduction to neural networks , 1995, The Lancet.

[18]  J J Hopfield,et al.  Neurons with graded response have collective computational properties like those of two-state neurons. , 1984, Proceedings of the National Academy of Sciences of the United States of America.

[19]  Manuel Samuelides,et al.  Intelligent sensors research using pulse-coupled neural networks for focal plane image processing , 1996, Defense + Commercial Sensing.

[20]  Reinhard Eckhorn,et al.  Feature Linking via Synchronization among Distributed Assemblies: Simulations of Results from Cat Visual Cortex , 1990, Neural Computation.

[21]  Bogdan M. Wilamowski,et al.  CMOS implementation of a pulse-coupled neuron cell , 1996, Proceedings of International Conference on Neural Networks (ICNN'96).

[22]  Heggere S. Ranganath,et al.  Iterative segmentation using pulse-coupled neural networks , 1996, Defense + Commercial Sensing.

[23]  Sid Deutsch,et al.  Understanding the nervous system : an engineering perspective , 1993 .

[24]  W. Yang.  Neuromorphic CMOS circuitry for active bidirectional delay lines , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[25]  T G Clarkson,et al.  The pRAM: an adaptive VLSI chip , 1993, IEEE Trans. Neural Networks.

[26]  Lex A. Akers,et al.  A neural processing node with on-chip learning , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[27]  Michael A. Shanblatt,et al.  Architecture and statistical model of a pulse-mode digital multilayer neural network , 1995, IEEE Trans. Neural Networks.

[28]  Alan F. Murray,et al.  Pulse-stream VLSI neural networks mixing analog and digital techniques , 1991, IEEE Trans. Neural Networks.