Analysis and mitigation of single event effects on flash-based FPGAS

In the present paper, we propose a new design flow for the analysis and the implementation of circuits on Flash-based FPGAs hardened against Single Event Effects (SEEs). The solution we developed is based on two phases: 1) an analyzer algorithm able to evaluate the propagations of SETs through logic gates; 2) a hardening algorithm able to place and route a circuit by means of optimal electrical filtering and selective guard gates insertions. The effectiveness of the proposed design flow has been evaluated by performing hardening on seven benchmark circuits and comparing the results using different implementation approaches on 130nm Flash-based technology. The obtained results have been validated against radiation-beam testing using heavy-ions and demonstrated that our solution is able to decrease the circuits sensitivity versus SEE by two orders of magnitude with a reduction of resource overhead of 83 % with respect to traditional mitigation approaches.

[1]  Massimo Violante,et al.  A study of the Single Event Effects impact on functional mapping within Flash-based FPGAs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[2]  L. Sterpone,et al.  An Analytical Model of the Propagation Induced Pulse Broadening (PIPB) Effects on Single Event Transient in Flash-Based FPGAs , 2011, IEEE Transactions on Nuclear Science.

[3]  J.J. Wang,et al.  Total ionizing dose effects on flash-based field programmable gate array , 2004, IEEE Transactions on Nuclear Science.

[4]  Fernanda Gusmão de Lima Kastensmidt,et al.  Single Event Transients in Combinatorial Circuits , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.

[5]  Mark G. Karpovsky,et al.  Reliable MLC NAND flash memories based on nonlinear t-error-correcting codes , 2010, 2010 IEEE/IFIP International Conference on Dependable Systems & Networks (DSN).

[6]  M. Baze,et al.  A digital CMOS design technique for SEU hardening , 2000 .

[7]  S. Rezgui,et al.  Configuration and Routing Effects on the SET Propagation in Flash-Based FPGAs , 2008, IEEE Transactions on Nuclear Science.

[8]  M Friendlich,et al.  SEU Analysis of Complex Circuits Implemented in Actel RTAX-S FPGA Devices , 2011, IEEE Transactions on Nuclear Science.

[9]  Niccolò Battezzati,et al.  On the mitigation of SET broadening effects in integrated circuits , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[10]  S. Gerardin,et al.  Methodologies to Study Frequency-Dependent Single Event Effects Sensitivity in Flash-Based FPGAs , 2009, IEEE Transactions on Nuclear Science.

[11]  Sana Rezgui,et al.  SET Characterization and Mitigation in 65-nm CMOS Test Structures , 2012, IEEE Transactions on Nuclear Science.