Power and dynamic noise considerations in high-performance CMOS VLSI