Bandwidth-Related Optimization in High-Speed Frequency Dividers using SiGe Technology

In this paper, the trade-off related to bandwidth of high-speed common-mode logic frequency divider is analyzed in detail. A method to optimize the operating frequency, band-width as well as power consumption is proposed. This method is based on bipolar device characteristics, whereby a negative resistance model can be used to estimate the optimal normalized upper frequency and lower frequency of frequency dividers under different conditions, which is conventionally ignored in literatures. This method provides a simple but efficient procedure in designing high performance frequency dividers for different applications. To verify the proposed method, a static divide-by-2 at millimeter wave ranges is implemented in 180 nm SiGe technology. Measurement results of the divider demonstrate significant improvement in the figure of merit as compared with literatures.

[1]  Herbert Knapp,et al.  17.9 25GHz Static Frequency Divider and 25Gb/s Multiplexer in 0.12µm CMOS , 2002 .

[2]  A. Fard,et al.  A novel 18 GHz 1.3 mW CMOS frequency divider with high input sensitivity , 2005, International Symposium on Signals, Circuits and Systems, 2005. ISSCS 2005..

[3]  Jri Lee,et al.  A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology , 2004, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[4]  Andreas Thiede,et al.  18 GHz low-power CMOS static frequency divider , 2003 .

[5]  Alan F. Murray,et al.  IEEE International Solid-State Circuits Conference , 2001 .

[6]  Gregory G. Freeman,et al.  A scalable, statistical SPICE Gummel-Poon model for SiGe HBTs , 1997, Proceedings of the 1997 Bipolar/BiCMOS Circuits and Technology Meeting.

[7]  Jri Lee,et al.  A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology , 2008, IEEE Journal of Solid-State Circuits.

[8]  Mohamed I. Elmasry,et al.  An accurate analytical propagation delay model for high-speed CML bipolar circuits , 1994 .

[9]  Hong-Yeh Chang,et al.  A 60GHz Low-Power Six-Port Transceiver for Gigabit Software-Defined Transceiver Applications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Y.-J.E. Chen,et al.  A 0.8-mW 55-GHz Dual-Injection-Locked CMOS Frequency Divider , 2008, IEEE Transactions on Microwave Theory and Techniques.

[11]  A. Rylyakov,et al.  A broadband 44-GHz frequency divider in 90-nm CMOS , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..

[12]  Yoshiyasu Doi,et al.  A zero-IF 60GHz transceiver in 65nm CMOS with ≫ 3.5Gb/s links , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[13]  V. Cheung,et al.  A 1-V 2.5-mW 5.2-GHz frequency divider in a 0.35-μm CMOS process , 2003, IEEE J. Solid State Circuits.

[14]  Hidetoshi Onodera,et al.  A 10Gbps/channel On-Chip Signaling Circuit with an Impedance-Unmatched CML Driver in 90nm CMOS Technology , 2007, 2007 Asia and South Pacific Design Automation Conference.

[15]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[16]  Man Chun Wong,et al.  A 1.8-V 2.4-GHz Monolithic CMOS Inductor-less Frequency Synthesizer for Bluetooth Application , 2002 .

[17]  H. Taub,et al.  Communication Circuits: Analysis and Design , 1973, IEEE Trans. Commun..

[18]  Prabir Saha,et al.  A Theory of Single-Event Transient Response in Cross-Coupled Negative Resistance Oscillators , 2010, IEEE Transactions on Nuclear Science.

[19]  R. Evans,et al.  A 40 GHz Power Efficient Static CML Frequency Divider in 0.13-μm CMOS Technology for High Speed Millimeter-Wave Wireless Systems , 2008, 2008 4th IEEE International Conference on Circuits and Systems for Communications.