Ultra-high-density 3D chip stacking technology
暂无分享,去创建一个
Kazumasa Tanida | Mitsuo Umemoto | Yoshihiro Tomita | Yoshihiko Nemoto | Masamoto Tago | M. Tago | Y. Tomita | Kenji Takahashi | Kenji Takahashi | K. Tanida | M. Umemoto | Y. Nemoto | T. Ando | T. Ando
[1] Manabu Bonkohara,et al. Current Status of Research and Development for Three-Dimensional Chip Stack Technology , 2001 .
[2] Mitsumasa Koyanagi,et al. Future system-on-silicon LSI chips , 1998, IEEE Micro.
[3] M. Tomisaka,et al. Electroplating Cu fillings for through-vias for three-dimensional chip stacking , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).
[4] K. Takahashi,et al. Cu bump interconnections in 20 /spl mu/m pitch utilizing electroless tin-cap on 3D stacked LSI , 2001, Advances in Electronic Materials and Packaging 2001 (Cat. No.01EX506).
[5] M. Tomisaka,et al. Development of wafer thinning and double-sided bumping technologies for the three-dimensional stacked LSI , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).
[6] M. Tago,et al. Au Bump Interconnection with Ultrasonic Flip-Chip Bonding in 20 µm Pitch , 2003 .
[7] Horatio Quinones,et al. Jetting Technology for Microelectronics , 2002 .
[8] Mitsuo Umemoto,et al. Superfine flip-chip interconnection in 20/spl mu/m-pitch utilizing reliable microthin underfill technology for 3D stacked LSI , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).