The Tao of PAO: Anatomy of a Pin Access Oracle for Detailed Routing

Pin accessibility has been widely studied, particularly in recent works that span detailed placement optimization, standard cell layout optimization and new design rule-aware access model. However, to our knowledge, no previous work has described a full solution for pin access analysis, with validations on real detailed routing benchmarks. This paper presents a complete, robust, scalable and design rule-aware dynamic programming-based pin access analysis framework that is capable of both standard cell-based and instance-based pin access analysis. Integration into the open-source TritonRoute router results in superior solution quality compared to previous best-known results for the official ISPD-2018 benchmark suite.

[1]  David Z. Pan,et al.  Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization , 2015, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Andrew B. Kahng,et al.  TritonRoute: An Initial Detailed Router for Advanced VLSI Technologies , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[3]  Evangeline F. Y. Young,et al.  Dr. CU 2.0: A Scalable Detailed Routing Framework with Correct-by-Construction Design Rule Satisfaction , 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[4]  Cheng-Kok Koh,et al.  Optimization of placement solutions for routability , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[5]  Gracieli Posser,et al.  ISPD 2018 Initial Detailed Routing Contest and Benchmarks , 2018, ISPD.

[6]  Youngsoo Shin,et al.  Pin accessibility-driven cell layout redesign and placement optimization , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[7]  Malgorzata Marek-Sadowska,et al.  Can pin access limit the footprint scaling? , 2012, DAC Design Automation Conference 2012.

[8]  Chris C. N. Chu,et al.  Pin Accessibility-Driven Detailed Placement Refinement , 2017, ISPD.

[9]  Yanheng Zhang,et al.  CROP: Fast and effective congestion refinement of placement , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[10]  David Z. Pan,et al.  Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  David Z. Pan,et al.  Concurrent pin access optimization for unidirectional routing , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  Lutong Wang,et al.  2019 CAD Contest: LEF/DEF Based Global Routing , 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[13]  Bei Yu,et al.  Standard Cell Layout Regularity and Pin Access Optimization Considering Middle-of-Line , 2015, ACM Great Lakes Symposium on VLSI.

[14]  David Z. Pan,et al.  PARR: Pin access planning and regular routing for self-aligned double patterning , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[15]  Jarrod A. Roy,et al.  What makes a design difficult to route , 2010, ISPD '10.

[16]  Muhammet Mustafa Ozdal.  Detailed-Routing Algorithms for Dense Pin Clusters in Integrated Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.