MPSoCBench: A toolset for MPSoC system level evaluation
暂无分享,去创建一个
[1] Håkan Grahn,et al. ParMiBench - An Open-Source Benchmark for Embedded Multiprocessor Systems , 2010, IEEE Computer Architecture Letters.
[2] S. Boukhechem,et al. Co-simulation platform based on systemc for multiprocessor system on chip architecture exploration , 2007, 2007 Internatonal Conference on Microelectronics.
[3] Rainer Leupers,et al. Processor and System-on-Chip Simulation , 2010 .
[4] Trevor Mudge,et al. MiBench: A free, commercially representative embedded benchmark suite , 2001 .
[5] Fredrik Larsson,et al. Simics: A Full System Simulation Platform , 2002, Computer.
[6] Anoop Gupta,et al. The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.
[7] Damien Lyonnard,et al. Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Somayeh Sardashti,et al. The gem5 simulator , 2011, CARN.
[9] Alain Greiner,et al. Parallel simulation of systemC TLM 2.0 compliant MPSoC on SMP workstations , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[10] Luca Benini,et al. MPARM: Exploring the Multi-Processor SoC Design Space with SystemC , 2005, J. VLSI Signal Process..
[11] Rodolfo Azevedo,et al. The ArchC Architecture Description Language and Tools , 2005, International Journal of Parallel Programming.
[12] R. Azevedo,et al. An efficient framework for high-level power exploration , 2007, 2007 50th Midwest Symposium on Circuits and Systems.
[13] Rodolfo Azevedo,et al. An automatic energy consumption characterization of processors using ArchC , 2013, J. Syst. Archit..
[14] Fernando Gehm Moraes,et al. HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..