Low Power Digital Frequency Conversion Architectures

State-of-the-art data communication systems make extensive use of digital hardware. Besides baseband modulation functions, also the frequency tuning functions are now being shifted from analog to digital implementation. Integration, cost and ease of programming are the primary motivations for doing this. This paper presents an alternative to the traditional digital frequency conversion architectures. The proposed architecture achieves low power as well as high speed operation, and achieves this dual goal by reducing programmability. A multi-rate filtering approach is used, which is applicable for both upconversion and downconversion of quadrature modulated data.

[1]  L. Rabiner,et al.  A computer program for designing optimum FIR linear phase digital filters , 1973 .

[2]  E. Cohen,et al.  DDFSGEN: a silicon compiler for direct digital frequency synthesizers , 1992 .

[3]  L.R. Rabiner,et al.  Interpolation and decimation of digital signals—A tutorial review , 1981, Proceedings of the IEEE.

[4]  W. E. Pugh.  Broadband access-comparing the alternatives , 1996, Proceedings of European Conference on Optical Communication.

[5]  Weiping Li,et al.  VLSI Signal Processing , 1995 .

[6]  Earl E. Swartzlander,et al.  Computer Arithmetic , 1980 .

[7]  Werner Geurts.  Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications , 1996 .

[8]  J. A. Wepman,et al.  Analog-to-digital converters and their applications in radio receivers , 1995, IEEE Commun. Mag..

[9]  F. M. Gardner,et al.  CATV return path characterization for reliable communications , 1995 .

[10]  Venceslav F. Kroupa,et al.  A 200 MHz Quadrature Digital Synthesizer/Mixer in 0.8 m CMOS , 1999 .

[11]  John G. Proakis,et al.  Digital Communications , 1983 .

[12]  Henry Samueli,et al.  A 200-MHz quadrature digital synthesizer/mixer in 0.8-/spl mu/m CMOS , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[13]  R. Baines,et al.  The DSP bottleneck , 1995, IEEE Commun. Mag..

[14]  H. Samueli,et al.  The design of multiplierless FIR filters for compensating D/A converter frequency response distortion , 1988 .

[15]  H. Samueli,et al.  A 200 MHz quadrature digital synthesizer/mixer in 0.8 /spl mu/m CMOS , 1995 .

[16]  Kenneth J. Kerpez,et al.  High bit rate asymmetric digital communications over telephone loops , 1995, IEEE Trans. Commun..

[17]  Unto K. Laine,et al.  Splitting the unit delay [FIR/all pass filters design] , 1996, IEEE Signal Process. Mag..

[18]  Robert G. Meyer,et al.  Future directions in silicon ICs for RF personal communications , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.