Formal Reliability Analysis

Reliability analysis has become a tool of fundamental importance to virtually all electrical and computer engineers because of the extensive usage of hardware systems in safety and mission critical domains, such as medicine, military, and transportation. Due to the strong relationship between reliability theory and probabilistic notions, computer simulation techniques have been traditionally used to perform reliability analysis. However, simulation provides less accurate results and cannot handle large-scale systems due to its enormous CPU time requirements. To ensure accurate and complete reliability analysis and thus more reliable hardware designs, we propose to conduct a formal reliability analysis of systems within the sound core of a higher order logic theorem prover (HOL). In this paper, we present the higher order logic formalization of some fundamental reliability theory concepts, which can be built upon to precisely analyze the reliability of various engineering systems. The proposed approach and formalization is then utilized to analyze the repairability conditions for a reconfigurable memory array in the presence of stuck-at and coupling faults. Index Terms—Formal models, performance and reliability, theorem proving, memory structures.

[1]  Sandeep K. Shukla,et al.  Evaluating the reliability of NAND multiplexing with PRISM , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  David J. C. Mackay,et al.  Introduction to Monte Carlo Methods , 1998, Learning in Graphical Models.

[3]  M. Gordon,et al.  Introduction to HOL: a theorem proving environment for higher order logic , 1993 .

[4]  W. Kent Fuchs,et al.  Efficient Spare Allocation for Reconfigurable Arrays , 1987 .

[5]  Osman Hasan,et al.  Formal probabilistic analysis using theorem proving , 2008 .

[6]  Arnold Levine.  Theory of Probability , 1971 .

[7]  Alexander Miczo,et al.  Digital logic testing and simulation , 1986 .

[8]  Joseph R. Cavallaro,et al.  A survey of NASA and military standards on fault tolerance and reliability applied to robotics , 1994 .

[9]  Jianbo Gao,et al.  Faults, error bounds and reliability of nanoelectronic circuits , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).

[10]  Erik Jan Marinissen,et al.  Redundancy modelling and array yield analysis for repairable embedded memories , 2005 .

[11]  Joe Hurd,et al.  Formal verification of probabilistic algorithms , 2003 .

[12]  Patrick Billingsley,et al.  Probability and Measure. , 1986 .

[13]  Sandeep K. Shukla,et al.  NANOPRISM: a tool for evaluating granularity vs. reliability trade-offs in nano architectures , 2004, GLSVLSI '04.

[14]  Stefan Richter,et al.  Formalizing Integration Theory with an Application to Probabilistic Algorithms , 2004, TPHOLs.

[15]  Aarti Gupta,et al.  Formal hardware verification methods: A survey , 1992, Formal Methods Syst. Des..

[16]  Kartik Mohanram,et al.  Reliability Analysis of Logic Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Roy D. Yates,et al.  Probability and stochastic processes : a friendly introduction for electrical and computer engineers , 1999 .

[18]  Kishor S. Trivedi.  Probability and Statistics with Reliability, Queuing, and Computer Science Applications , 1984 .

[19]  Janak H. Patel,et al.  Diagnosis and Repair of Memory with Coupling Faults , 1989, IEEE Trans. Computers.

[20]  H. W. Leong,et al.  Probabilistic analysis of memory reconfiguration in the presence of coupling faults , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[21]  John Robert Harrison,et al.  Theorem proving with the real numbers , 1998, CPHC/BCS distinguished dissertations.

[22]  D. M. Blough.  Performance evaluation of a reconfiguration-algorithm for memory arrays containing clustered faults , 1996, IEEE Trans. Reliab..

[23]  L. Devroye.  Non-Uniform Random Variate Generation , 1986 .

[24]  John P. Hayes,et al.  Accurate reliability evaluation and enhancement via probabilistic transfer matrices , 2005, Design, Automation and Test in Europe.

[25]  Edmund M. Clarke,et al.  Verification Tools for Finite-State Concurrent Systems , 1993, REX School/Symposium.

[26]  Lorena Anghel,et al.  A diversified memory built-in self-repair approach for nanotechnologies , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[27]  Michael J. C. Gordon,et al.  Mechanizing programming logics in higher order logic , 1989 .

[28]  W. Kent Fuchs,et al.  Probabilistic analysis and algorithms for reconfiguration of memory arrays , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Sofiène Tahar,et al.  Formal Probabilistic Analysis of Stuck-at Faults in Reconfigurable Memory Arrays , 2009, IFM.