Graph-Constrained Sparse Performance Modeling for Analog Circuit Optimization via SDP Relaxation

In this paper, a graph-constrained sparse performance modeling method is proposed for analog circuit optimization. It builds sparse polynomial models constrained by an acyclic graph. These models can be used to solve analog optimization problems within local design spaces by using convex semidefinite programming relaxation both efficiently and robustly. Our numerical examples demonstrate that the proposed modeling and optimization method can quickly and accurately converge to a superior solution for analog circuits while the conventional method fails to work.

[1]  Jean B. Lasserre,et al.  Global Optimization with Polynomials and the Problem of Moments , 2000, SIAM J. Optim..

[2]  Constantine Caramanis,et al.  Predictable Equation-Based Analog Optimization Based on Explicit Capture of Modeling Error Statistics , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Rob A. Rutenbar,et al.  Hierarchical Modeling, Optimization, and Synthesis for System-Level Analog and RF Designs , 2007, Proceedings of the IEEE.

[4]  Francisco V. Fernández,et al.  An Automated Design Methodology of RF Circuits by Using Pareto-Optimal Fronts of EM-Simulated Inductors , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Stephen P. Boyd,et al.  Optimal design of a CMOS op-amp via geometric programming , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Xuan Zeng,et al.  Efficient Hybrid Performance Modeling for Analog Circuits Using Hierarchical Shrinkage Priors , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Esteban Tlelo-Cuautle,et al.  Sizing Analog Integrated Circuits by Current- Branches-Bias Assignments with Heuristics , 2013 .

[8]  Michiel Steyaert,et al.  Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[9]  Francisco V. Fernández,et al.  A Statistical Optimization-based Approach For Automated Sizing Of Analog Cells , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[10]  E. Tlelo-Cuautle,et al.  Optimising operational amplifiers by evolutionary algorithms and gm/Id method , 2016 .

[11]  Wangyang Zhang,et al.  Large-scale statistical performance modeling of analog and mixed-signal circuits , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[12]  Xin Li,et al.  Finding deterministic solution from underdetermined equation: Large-scale performance modeling by least angle regression , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[13]  Masakazu Muramatsu,et al.  SparsePOP: a Sparse Semidefinite Programming Relaxation of Polynomial Optimization Problems , 2005 .

[14]  W. Daems,et al.  An efficient optimization-based technique to generate posynomial performance models for analog integrated circuits , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[15]  Xuan Zeng,et al.  Smart-MSP: A Self-Adaptive Multiple Starting Point Optimization Approach for Analog Circuit Synthesis , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Constantine Caramanis,et al.  Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[17]  Xin Li,et al.  Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[18]  Sakti Prasad Ghoshal,et al.  Design of Optimal CMOS Analog Amplifier Circuits Using a Hybrid Evolutionary Optimization Technique , 2018, J. Circuits Syst. Comput..

[19]  Constantine Caramanis,et al.  PolyGP: Improving GP-based analog optimization through accurate high-order monomials and semidefinite relaxation , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[20]  Chih-Kong Ken Yang,et al.  Techniques for improving the accuracy of geometric-programming based analog circuit design optimization , 2004, ICCAD 2004.

[21]  Rob A. Rutenbar,et al.  Computer-aided design of analog and mixed-signal integrated circuits , 2000, Proceedings of the IEEE.

[22]  Javad Lavaei,et al.  Exactness of Semidefinite Relaxations for Nonlinear Optimization Problems with Underlying Graph Structure , 2014, SIAM J. Optim..

[23]  Esteban Tlelo-Cuautle,et al.  Richardson extrapolation-based sensitivity analysis in the multi-objective optimization of analog circuits , 2013, Appl. Math. Comput..

[24]  Lawrence T. Pileggi,et al.  Re-thinking polynomial optimization: Efficient programming of reconfigurable radio frequency (RF) systems by convexification , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[25]  Ngai Wong,et al.  Analog circuit design by nonconvex polynomial optimization: Two design examples , 2010 .

[26]  Masakazu Muramatsu,et al.  Sums of Squares and Semidefinite Programming Relaxations for Polynomial Optimization Problems with Structured Sparsity , 2004 .

[27]  Xin Li,et al.  Finding Deterministic Solution From Underdetermined Equation: Large-Scale Performance Variability Modeling of Analog/RF Circuits , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Xin Li,et al.  Robust analog/RF circuit design with projection-based posynomial modeling , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[29]  Francisco V. Fernández,et al.  Comparison of QMC-based yield-aware pareto front techniques for multi-objective robust analog synthesis , 2016, Integr..

[30]  Georges G. E. Gielen,et al.  Performance space modeling for hierarchical synthesis of analog integrated circuits , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[31]  Esteban Tlelo-Cuautle,et al.  Sizing Analogue Integrated Circuits by Integer Encoding and NSGA-II , 2018 .