A Hardware-efficient TSV Repair Scheme Based on Butterfly Topology

Three dimensional integrated circuits (3D ICs) have been proposed as a solution for the limitation of microfabrication technology. However, through-silicon via (TSV), which connects two different dies vertically, may fail, and it can decrease the yield of 3D-ICs. A novel TSV repair architecture to repair defect TSVs is proposed in this paper. By shifting the corresponding signals of the faulty TSVs vertically and diagonally to the non-faulty TSVs, the proposed method maintains repair rate of TSV to 88.6% when there are 8 faulty TSVs. The hardware area of MUXs in proposed method is 193.6μm² while that of the previous work is 245.8spl mu/m² and 297.9 spl mu/m².

[1]  TingTing Hwang,et al.  TSV redundancy: Architecture and design issues in 3D IC , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[2]  TingTing Hwang,et al.  Architecture of Ring-Based Redundant TSV for Clustered Faults , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Sungho Kang,et al.  Highly Reliable Redundant TSV Architecture for Clustered Faults , 2019, IEEE Transactions on Reliability.

[4]  K. N. Tu,et al.  Reliability challenges in 3D IC packaging technology , 2011, Microelectron. Reliab..

[5]  Young-Hyun Jun,et al.  8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.

[6]  Qiang Xu,et al.  On Effective Through-Silicon Via Repair for 3-D-Stacked ICs , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.