Maintaining Digital Clocks In Step

We design a stabilizing system of simultaneously triggered clocks: if the clock values ever differ, then the system is guaranteed to converge to a state where all clock values are identical, and are subsequently maintained to be identical. Our design of an N-clock system uses N registers of 2 log N bits each and is guaranteed to converge to identical values within N2 “triggers”.