Cost-Efficient Built-In Redundancy Analysis With Optimal Repair Rate for RAMs

Built-in self-repair (BISR) techniques are widely used for the repair of embedded memories. One of the key components of a BISR circuit is the built-in redundancy-analysis (BIRA) module, which allocates redundancies according to the designed redundancy analysis algorithm. Thus, the BIRA module affects the repair rate of the BISR circuit. Existing BIRA schemes for RAMs can provide the optimal repair rate (the ratio of the number of repaired RAMs to the number of defective RAMs), but they require either high area cost or multiple test runs. This paper proposes a BIRA scheme for RAMs, which can provide the optimal repair rate using very low area cost and single test run. Furthermore, the BIRA is designed as reconfigurable such that it can be shared by multiple RAMs. Experimental results show that the area cost for implementing the proposed BIRA scheme is much lower than that of existing BIRA schemes with optimal repair rate. A test chip is also implemented to demonstrate the proposed BIRA scheme.

[1]  Jin-Fu Li,et al.  A Reconfigurable Built-In Self-Repair Scheme for Multiple Repairable RAMs in SOCs , 2006, 2006 IEEE International Test Conference.

[2]  Hideto Hidaka,et al.  A built-in self-repair analyzer (CRESTA) for embedded DRAMs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[3]  John Day.  A Fault-Driven, Comprehensive Redundancy Algorithm , 1985, IEEE Design & Test of Computers.

[4]  Jin-Fu Li,et al.  A Shared Parallel Built-In Self-Repair Scheme for Random Access Memories in SOCs , 2008, 2008 IEEE International Test Conference.

[5]  Keiichi Higeta,et al.  Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[6]  Yu-Jen Huang,et al.  DABISR: A Defect-Aware Built-In Self-Repair Scheme for Single/Multi-Port RAMs in SoCs , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Sungho Kang,et al.  EOF: Efficient Built-In Redundancy Analysis Methodology With Optimal Repair Rate , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Jacob A. Abraham,et al.  Reducing test time and area overhead of an embedded memory array built-in repair analyzer with optimal repair rate , 2010, 2010 28th VLSI Test Symposium (VTS).

[9]  Jin-Fu Li,et al.  Reliability-Enhancement and Self-Repair Schemes for SRAMs With Static and Dynamic Faults , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Joseph Rayhawk,et al.  At-speed built-in self-repair analyzer for embedded word-oriented memories , 2004, 17th International Conference on VLSI Design. Proceedings..

[11]  Jin-Fu Li,et al.  ReBISR: A Reconfigurable Built-In Self-Repair Scheme for Random Access Memories in SOCs , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Jin-Fu Li,et al.  A built-in self-repair design for RAMs with 2-D redundancy , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Yervant Zorian,et al.  Embedded-memory test and repair: infrastructure IP for SoC yield , 2003, IEEE Design & Test of Computers.

[14]  Jin-Fu Li,et al.  A built-in redundancy-analysis scheme for RAMs with 2D redundancy using 1D local bitmap , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[15]  Robert C. Aitken.  Applying defect-based test to embedded memories in a COT model , 2003, Records of the 2003 International Workshop on Memory Technology, Design and Testing.

[16]  Yu-Jen Huang,et al.  A Built-In Self-Repair Scheme for Multiport RAMs , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[17]  Yervant Zorian,et al.  Built in self repair for embedded high density SRAM , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[18]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Nadir Achouri,et al.  Dynamic Data-bit Memory Built-In Self- Repair , 2003, ICCAD.

[20]  Jin-Fu Li,et al.  Built-in redundancy analysis for memory yield improvement , 2003, IEEE Trans. Reliab..

[21]  Steffen Paul,et al.  Memory built-in self-repair using redundant words , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[22]  Michael J. Flynn,et al.  An area model for on-chip memories and its application , 1991 .

[23]  Cheng-Wen Wu,et al.  A processor-based built-in self-repair design for embedded memories , 2003, 2003 Test Symposium.

[24]  Sungho Kang,et al.  A Fast Built-in Redundancy Analysis for Memories With Optimal Repair Rate Using a Line-Based Search Tree , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Shyue-Kung Lu,et al.  Efficient built-in redundancy analysis for embedded memories with 2-D redundancy , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Cheng-Wen Wu,et al.  An integrated ECC and redundancy repair scheme for memory reliability enhancement , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[27]  Jin-Fu Li,et al.  A Built-in Method to Repair SoC RAMs in Parallel , 2010, IEEE Design & Test of Computers.

[28]  Yu-Jen Huang,et al.  A Built-In Redundancy-Analysis Scheme for Random Access Memories with Two-Level Redundancy , 2008, J. Electron. Test..

[29]  Jin-Fu Li,et al.  Memory Built-in Self-Repair Planning Framework for RAMs in SoCs , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[30]  Jin-Fu Li,et al.  ProTaR: An Infrastructure IP for Repairing RAMs in System-on-Chips , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  W. Kent Fuchs,et al.  Efficient Spare Allocation in Reconfigurable Arrays , 1986, 23rd ACM/IEEE Design Automation Conference.

[32]  Jin-Fu Li,et al.  A Low-Cost Built-In Redundancy-Analysis Scheme for Word-Oriented RAMs With 2-D Redundancy , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[33]  Lorena Anghel,et al.  A diversified memory built-in self-repair approach for nanotechnologies , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[34]  Dilip K. Bhavsar.  An algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264 , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[35]  W. Kent Fuchs,et al.  Efficient Spare Allocation for Reconfigurable Arrays , 1987 .