Universal MOSFET gate impedance model for 200 MHz–20 GHz frequency range

Abstract The scaling of CMOS technology to 100 nm and below and the endless pursuit of higher operating frequencies drives the need to accurately model effects such as gate leakage and the deterioration of transport characteristics that dominate at those feature sizes and frequencies. Current modeling techniques are frequency limited and require different models for different frequency ranges in order to achieve accuracy goals. In the foundry world, high frequency models are typically empirical in nature and significantly lag their low frequency counterparts in terms of availability. This tends to slow the adoption of new foundry technologies for high performance applications such as extremely high data rate serializer/deserializer (SERDES) transceiver cores. However, design cycle time and time to market while transitioning between technology nodes can be reduced by incorporating a re-usable, industry-standard model. This work proposes such a model for device gate impedance that is simulator-friendly, compact, frequency-independent, and relatively portable across technology nodes. This semi-empirical gate impedance model is based on depletion in the poly-silicon gate electrode. The model performs accurately over 200 MHz–20 GHz at different bias conditions and widths and has been verified by measured data in three technology nodes. The model and model parameter behavior are consistent across technology nodes thereby enabling re-usability and portability.

[1]  E. Vandamme,et al.  Improved three-step de-embedding method to accurately account for the influence of pad parasitics in silicon on-wafer RF test-structures , 2001 .

[2]  A study on the physical mechanism in the recovery of gate capacitance to C/sub ox/ in implanted polysilicon MOS structures , 1992, IEEE Electron Device Letters.

[3]  Yao-Huang Kao,et al.  The effects of gate resistance on the performances of CMOS RF circuits , 2000, 2000 Asia-Pacific Microwave Conference. Proceedings (Cat. No.00TH8522).

[4]  Jin He,et al.  Next generation CMOS compact models for RF and microwave applications , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[5]  Rachid Bouchakour,et al.  Modeling of a floating-gate EEPROM cell using a charge sheet approach including variable tunneling capacitance and polysilicon gate depletion effect , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  S. Decoutere,et al.  Impact of technology scaling on the input and output features of RF-MOSFETs: effects and modeling , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[7]  Maitham Shams,et al.  Implementation of MCML universal logic gate for 10 GHz-range in 0.13 /spl mu/m CMOS technology , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[8]  K. F. Lee,et al.  Impact of distributed gate resistance on the performance of MOS devices , 1994 .

[9]  M.J. Deen,et al.  An effective gate resistance model for CMOS RF and noise modeling , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[10]  Aránzazu Otín,et al.  Modeling of accumulation MOS capacitors for high performance analog circuits , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[11]  M.J. Deen,et al.  MOSFET modeling for RF IC design , 2005, IEEE Transactions on Electron Devices.

[12]  Chenming Hu,et al.  Impact of polysilicon depletion in thin oxide MOS technology , 1993, 1993 International Symposium on VLSI Technology, Systems, and Applications Proceedings of Technical Papers.

[13]  Steve Howard,et al.  Effects of technology and dimensional scaling on input loss prediction of RF MOSFETs , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[14]  Kartikeya Mayaram,et al.  Comments on "A small-signal MOSFET model for radio frequency IC applications" , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Steve Howard,et al.  Accurate performance prediction of multi-GHz CML with data run-length variations , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[16]  Eyad Abou-Allam,et al.  A small-signal MOSFET model for radio frequency IC applications , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..