Result-Oriented Modeling—A Novel Technique for Fast and Accurate TLM

Efficient communication modeling is a critical task in system-on-chip design and exploration. In particular, fast and accurate communication is needed to predict the performance of a system. Recently, transaction level modeling is used to speed up communication simulation at the cost of accuracy. This paper proposes a novel modeling technique, called result-oriented modeling (ROM), which removes the inaccuracy drawback of transaction level models (TLMs) in many cases. Using ROM, simulation models yield nearly the same speed as their traditional TLM counterparts, yet are still 100% accurate in timing. ROM utilizes the fact that internal states in the communication channel are not observable by the caller. Hence, ROM omits the internal states entirely and optimistically predicts the end result. Retroactively, the outcome of the prediction is checked, and if necessary, corrective measures are taken to maintain the accuracy of the model. We have applied the ROM concept to two examples: the industry standard AMBA AHB and the controller area network. To validate the proposed ROM approach, we have analyzed the models in detail for performance and accuracy. Our experimental results show the clear advantages of the ROM concept. For both bus systems, ROM achieves 100% accuracy and highest speeds. In essence, ROM eliminates the TLM tradeoff for a wide range of platforms. It frees the system designer from having multiple models for different purposes and extends the TLM idea to applications that require timing accurate simulation, such as real-time communication.

[1]  Andy J. Wellings,et al.  Analysing real-time communications: controller area network (CAN) , 1994, 1994 Proceedings Real-Time Systems Symposium.

[2]  R. Dömer,et al.  A Case Study Using the CAN Automotive Bus , 2005 .

[3]  Florian Hartwich,et al.  The Con guration of the CAN Bit Timing , 1999 .

[4]  Kiyoung Choi,et al.  Synchronization Overhead Reduction in Timed Cosimulation , 1997 .

[5]  Miltos D. Grammatikakis,et al.  IPSIM: systemc 3.0 enhancements for communication refinement , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Gunar Schirner,et al.  Quantitative Analysis of Transaction Level Models for the AMBA Bus , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[7]  Dietmar Müller,et al.  SystemC/sup SV/: an extension of SystemC for mixed multi-level communication modeling and interface-based system design , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[8]  Brem Denny,et al.  Interface based system modeling of a CAN using SVE , 2003 .

[9]  Nikil D. Dutt,et al.  Fast exploration of bus-based on-chip communication architectures , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  Addressing the system-on-a-chip interconnect woes through communication-based design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[11]  M. P. J. Stevens,et al.  System level models for real-time communication , 1999, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium.

[12]  Bishnupriya Bhattacharya,et al.  Functional and Performance Modeling of Concurrency in VCC , 2002, Concurrency and Hardware Design.

[13]  Andreas Gerstlauer,et al.  System-level abstraction semantics , 2002, 15th International Symposium on System Synthesis, 2002..

[14]  G. Schirner,et al.  Fast and Accurate Transaction Level Models using Result Oriented Modeling , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[15]  Claudio Turchetti,et al.  Transaction-level models for AMBA bus architecture using SystemC 2.0 [SOC applications] , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[16]  A. Gerstlauer,et al.  System-level communication modeling for network-on-chip synthesis , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[17]  Luciano Lavagno,et al.  Scalable techniques for system-level cosimulation and coestimation , 2003 .

[18]  유승주 Synchronization Overhead Reduction in Timed Cosimulation , 1997 .

[19]  Gaetano Borriello,et al.  Optimizing communication in embedded system co-simulation , 1997, CODES.

[20]  Frank Ghenassia,et al.  Transaction Level Modeling with SystemC , 2005 .

[21]  Alan Burns,et al.  The End Of The Line For Static Cyclic Scheduling? , 1993, Fifth Euromicro Workshop on Real-Time Systems.

[22]  Gunar Schirner,et al.  Accurate yet fast modeling of real-time communication , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).

[23]  Daniel Gajski,et al.  Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).