A partitioning and storage based built-in test pattern generation method for synchronous sequential circuits

We describe a built-in test pattern generation method for synchronous sequential circuits based on partitioning and storage of test subsequences. Under this method, a set of subsequences /spl Psi/ is stored on-chip. On-chip test sequences are obtained by implementing a subset of the Cartesian product /spl Psi/x/spl Psi/x/spl middot//spl middot//spl middot/x/spl Psi/. The set /spl Psi/ is obtained by iterative partitioning of a precomputed test sequence T. The number of subsequences in /spl Psi/ is minimized at every iteration in order to reduce the final storage requirements, the test application time, and the computational effort required to produce the final set /spl Psi/.

[1]  Irith Pomeranz,et al.  Vector restoration based static compaction of test sequences for synchronous sequential circuits , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[2]  Janak H. Patel,et al.  Design of Test Pattern Generators for Built-In Test , 1984, ITC.

[3]  Irith Pomeranz,et al.  On the use of multiple fault detection times in a method for built-in test pattern generation for synchronous sequential circuits , 2000, Proceedings IEEE European Test Workshop.

[4]  Michael S. Hsiao,et al.  Sequential circuit test generation using dynamic state traversal , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[5]  Irith Pomeranz,et al.  Proptest: a property based test pattern generator for sequential circuits using test compaction , 1999, DAC '99.

[6]  Krishnendu Chakrabarty,et al.  Built-in self testing of sequential circuits using precomputed test sets , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[7]  Robert C. Aitken,et al.  IDDQ and AC scan: the war against unmodelled defects , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[8]  Irith Pomeranz,et al.  Built-in test sequence generation for synchronous sequential circuits based on loading and expansion of test subsequences , 1999, DAC '99.

[9]  Janusz Rajski,et al.  Arithmetic Additive Generators of Pseudo-Exhaustive Test Patterns , 1996, IEEE Trans. Computers.

[10]  Malgorzata Marek-Sadowska,et al.  STARBIST: scan autocorrelated random pattern generation , 1997, DAC.

[11]  Peter C. Maxwell,et al.  Best Methods for At-Speed Testing? , 1998, VTS.