论文信息 - Josephson serial-to-parallel decoder

Josephson serial-to-parallel decoder

We present the design and experimental demonstration of a 5-b serial-to-parallel decoder for a crossbar application. A serial train of seven bits is provided at the input with the first five being the code for selecting one of 32 output lines. The last two constitute the code that determines if the selected decoder in the crossbar switch should generate an output. Several circuit innovations were needed to meet the severe restrictions on power, current, and area required for the crossbar application. Operation of the circuit was demonstrated at 2 Gb.

T. Van Duzer | D.A. Feld | S.B. Kaplan | P. Yuh

[1] M. Suzaki,et al. A circuit design for 2-Gbit/s Si bipolar crosspoint switch LSIs , 1990 .

[2] Y. Wada,et al. Josephson memory technology , 1989, Proc. IEEE.

[3] N. Fujimaki,et al. Josephson modified variable threshold logic gates for use in ultra-high-speed LSI , 1989 .

[4] Theodore Van Duzer. Superconductive Signal-Processing Circuits , 1994 .

[5] S. M. Faris,et al. Loop decoder for Josephson memory arrays , 1979 .

[6] A. Campbell. Principles of Superconductive Devices and Circuits , 1982 .

[7] Richard L. Kautz,et al. Picosecond pulses on superconducting striplines , 1978 .

[8] T. Van Duzer,et al. A 5-32 bit decoder for application in a crossbar switch , 1993, IEEE Transactions on Applied Superconductivity.

[9] Ching-Te Chuang,et al. A 5 Gb/s 16*16 Si-bipolar crosspoint switch , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.