Abstract : This thesis evaluates the usefulness of the SRC-6E reconfigurable computing system, a particular kind of specialized computer, for the radar-signal processing application of generating false radar images. It documents the process of creating and importing VHDL code to configure the user definable logic on the SRC-6E, building on previous work for the SRC-6E. Data from alternative computational approaches to the same problem are compared to determine the effectiveness of a SRC-6E solution. The result show that the SRC-6E provides no advantage until the task is made significantly complex; for this application, this was at greater than 64 range bins. This supports the hypothesis that the algorithm requires too muon initialization effort to take much advantage of the parallel processing and pipelining of toe SRC-6E. An evaluation of the SRC-6E difficulty of use is conducted, including a discussion of required skills, experience and development times.
[1]
Kendrick R. Macklin.
Benchmarking and Analysis of the SRC-6E Reconfigurable Computing System
,
2003
.
[2]
Lizy K. John,et al.
Digital Systems Design Using VHDL
,
1998
.
[3]
D. J. Fouts,et al.
A single-chip false target radar image generator for countering wideband imaging radars
,
2002,
IEEE J. Solid State Circuits.
[4]
David Caliga,et al.
Delivering acceleration: the potential for increased HPC application performance using reconfigurable logic
,
2001,
SC.
[5]
Behrooz Parhami,et al.
Computer arithmetic - algorithms and hardware designs
,
1999
.