A novel high-performance CMOS 1 bit full-adder cell

In this paper we propose a low complexity full adder design featuring higher computing speed, lower operating voltage, and lower energy consumption. it uses the low power designs of the XOR and AND gates pass transistors and transmission gates, simulation results comparing the conventional cell to the standard implementation show its superiority different circuit structures and input patterns are used for simulation. Energy saving up to 40% is achieved in addition. The performance is edge of the proposed. Design in both speed and energy consumption becomes even more significant as the world length of the adder increases. we explain how exclusive (XOR/AND) are used to realize a general full adder circuit based on pass transistor, the performance of the proposed full adder is evaluated by the comparison of the simulation result obtained from cadence. There is a higher cost in terms of the design effort for the proposed adder.

[1]  Keivan Navi,et al.  An energy efficient full adder cell for low voltage , 2009, IEICE Electron. Express.

[2]  Mohamed A. Elgamel,et al.  Design methodologies for high-performance noise-tolerant XOR-XNOR circuits , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  David L. Pulfrey,et al.  A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[4]  Magdy Bayoumi,et al.  A novel high-performance CMOS 1-bit full-adder cell , 2000 .

[5]  Magdy A. Bayoumi,et al.  A 10-transistor low-power high-speed full adder cell , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[6]  Borivoje Nikolic,et al.  Energy–Delay Optimization of 64-Bit Carry-Lookahead Adders With a 240 ps 90 nm CMOS Design Example , 2009, IEEE Journal of Solid-State Circuits.

[7]  H. E. Chandler,et al.  Technical writer's handbook , 1982, IEEE Transactions on Professional Communication.

[8]  Peter Kulchyski.  and , 2015 .

[9]  Kaushik Roy,et al.  Low-power design techniques for scaled technologies , 2006, Integr..

[10]  Vishwani D. Agrawal,et al.  Variable Input Delay CMOS Logic for Low Power Design , 2009, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Kenneth W. Martin,et al.  Digital Integrated Circuit Design , 1999 .

[12]  T. Yorozu,et al.  Electron Spectroscopy Studies on Magneto-Optical Media and Plastic Substrate Interface , 1987, IEEE Translation Journal on Magnetics in Japan.

[13]  Anantha P. Chandrakasan,et al.  Leakage Dependence on Input Vector , 2006 .

[14]  Massimo Alioto,et al.  Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..