High-speed/high-bandwidth design methodologies for on-chip DRAM core multimedia system LSI's

Recently, as multimedia large scale integrated devices (LSIs) have developed, there has been strongly increased demand for high-speed/high-bandwidth LSIs which integrate the DRAM core and logic elements (CPU etc.). However, the high-speed/high-bandwidth operation induces the large switching noise. This noise degrades the DRAM's operating margin, and especially its data retention characteristics. In this paper, we analyze the noise transmission model and propose DRAM and logic compatible design methodologies to maintain the reliability of high-speed/high-bandwidth system LSIs. We also show that good experimental results are obtained on the test device. Furthermore, we propose the most suitable V/sub DD//GND line scheme for on-chip DRAM system LSI.

[1]  Masayuki Nakamura,et al.  A 29-ns 64-Mb DRAM with hierarchical array architecture , 1995 .

[2]  Tetsuya Iizuka,et al.  Hot-carrier generation in submicrometer VLSI environment , 1986 .

[3]  Kazuyasu Fujishima,et al.  Automatic Voltage-swing Reduction (avr) Scheme For Ultra Low Power Drams , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[4]  N. Okumura,et al.  A multimedia 32 b RISC microprocessor with 16 Mb DRAM , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5]  Hideto Hidaka,et al.  An experimental 256-Mb DRAM with boosted sense-ground scheme , 1994 .

[6]  Takahiro Tsuruda,et al.  High-speed/high-band width design methodologies for on chip DRAM core multimedia system LSIs , 1996, Proceedings of Custom Integrated Circuits Conference.

[7]  Yukihito Oowaki,et al.  A novel power-off mode for a battery-backup DRAM , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[8]  Y. Fujita,et al.  A 7.68 GIPS 3.84 GB/s 1W parallel image processing RAM integrating a 16 Mb DRAM and 128 processors , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[9]  Masaki Tsukude,et al.  Low voltage circuit design techniques for battery-operated and/or giga-scale DRAMs , 1995 .

[10]  Takayuki Kawahara,et al.  A circuit technology for sub-10-ns ECL 4-Mb BiCMOS DRAM's , 1991 .