Analog/RF circuit design techniques for nanometerscale IC technologies

CMOS evolution introduces several problems in analog design. Gate-leakage mismatch exceeds conventional matching tolerances requiring active cancellation techniques or alternative architectures. One strategy to deal with the use of lower supply voltages is to operate critical parts at higher supply voltages, by exploiting combinations of thin- and thick-oxide transistors. Alternatively, low voltage circuit techniques are successfully developed. In order to benefit from nanometer scale CMOS technology, more functionality is shifted to the digital domain, including parts of the RF circuits. At the same time, analog control for digital and digital control for analog emerges to deal with current and upcoming imperfections.

[1]  Domine M. W. Leenaerts,et al.  A 2.4-GHz 0.18-/spl mu/m CMOS self-biased cascode power amplifier , 2003 .

[2]  R. Havens,et al.  Noise modeling for RF CMOS circuit simulation , 2003 .

[3]  William Redman-White,et al.  Characterization of layout dependent thermal coupling in SOI CMOS current mirrors , 1996 .

[4]  Hooman Darabi,et al.  A fully integrated SOC for 802.11b in 0.18-μm CMOS , 2005 .

[5]  Min Yang,et al.  CMOS circuit performance enhancement by surface orientation optimization , 2004 .

[6]  Didier Belot,et al.  A Bluetooth radio in 0.18 μm CMOS , 2002 .

[7]  B. Nauta,et al.  A CMOS switched transconductor mixer , 2004, IEEE Journal of Solid-State Circuits.

[8]  J. Kim,et al.  An efficient digital sliding controller for adaptive power supply regulation , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[9]  D.B.M. Klaassen,et al.  New compact model for induced gate current noise [MOSFET] , 2003, IEEE International Electron Devices Meeting 2003.

[10]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[11]  Yuan Taur,et al.  CMOS design near the limit of scaling , 2002 .

[12]  Jeffrey Bokor,et al.  Moore's law lives on , 2003 .

[13]  P.J. Hurst,et al.  A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration , 2004, IEEE Journal of Solid-State Circuits.

[14]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[15]  Manolis Terrovitis,et al.  An 802.11g WLAN SoC , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[16]  Adiseno,et al.  A wide-band RF front-end for multiband multistandard high-linearity low-IF wireless receivers , 2002, IEEE J. Solid State Circuits.

[17]  B. Nauta,et al.  A 3Gb/s/ch transceiver for RC-limited on-chip interconnects , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[18]  K. Ishibashi,et al.  An on-chip active decoupling circuit to suppress crosstalk in deep-submicron CMOS mixed-signal SoCs , 2004, IEEE Journal of Solid-State Circuits.

[19]  C. Hu,et al.  Sub-50 nm P-channel FinFET , 2001 .

[20]  E. Pop,et al.  Thermal analysis of ultra-thin body device scaling [SOI and FinFet devices] , 2003, IEEE International Electron Devices Meeting 2003.

[21]  Takahiro Seki,et al.  Dynamic voltage and frequency management for a low-power embedded microprocessor , 2005, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[22]  T. Skotnicki,et al.  A conventional 45nm CMOS node low-cost platform for general purpose and low power applications , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[23]  S. Wong,et al.  Near speed-of-light signaling over on-chip electrical interconnects , 2003 .

[24]  K. Bult,et al.  Analog design in deep sub-micron CMOS , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[25]  Edward J. Nowak,et al.  Maintaining the benefits of CMOS scaling when scaling bogs down , 2002, IBM J. Res. Dev..

[26]  Bram Nauta,et al.  Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technology , 1998, IEEE J. Solid State Circuits.

[27]  H. Veendrick.  Digital goes analog , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[28]  B. Nauta,et al.  Wide-band CMOS low-noise amplifier exploiting thermal noise canceling , 2004, IEEE Journal of Solid-State Circuits.

[29]  Wim Dehaene,et al.  A high-voltage output driver in a 2.5-V 0.25-μm CMOS technology , 2005 .

[30]  Michiel Steyaert,et al.  Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.

[31]  J. Dubois,et al.  Impact of Source/drain Implants on Threshold Voltage Matching in Deep Sub-micron CMOS Technologies , 2002, 32nd European Solid-State Device Research Conference.

[32]  Marcel J. M. Pelgrom,et al.  Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[33]  B. Nauta,et al.  A wideband high-linearity RF receiver front-end in CMOS , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[34]  T. Skotnicki,et al.  The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance , 2005, IEEE Circuits and Devices Magazine.

[35]  D.D. Buss.  Technology in the Internet age , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[36]  P.H. Woerlee,et al.  Circuit design and noise considerations for future Blu-ray disc optical storage technology , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[37]  M. Horowitz,et al.  Efficient on-chip global interconnects , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[38]  T. Rahal-Arabi,et al.  On-die droop detector for analog sensing of power supply noise , 2004, IEEE Journal of Solid-State Circuits.

[39]  R. van Langevelde,et al.  New Compact Model for Induced Gate Current Noise , 2003 .

[40]  S. Setty,et al.  A Bluetooth radio in 0.18 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[41]  Kaushik Roy,et al.  FinFET SRAM - device and circuit design considerations , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[42]  J. Bokor,et al.  Sensitivity of double-gate and FinFETDevices to process variations , 2003 .

[43]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[44]  E. Klumperink,et al.  Modeling random telegraph noise under switched bias conditions using cyclostationary RTS noise , 2003 .

[45]  Anne-Johan Annema,et al.  5.5-V I/O in a 2.5-V 0.25-/spl mu/m CMOS technology , 2001 .

[46]  M. Horowitz,et al.  How scaling will change processor architecture , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[47]  B. Nauta,et al.  A robust 43-GHz VCO in CMOS for OC-768 SONET applications , 2004, IEEE Journal of Solid-State Circuits.

[48]  Chenming Hu,et al.  Direct-tunneling gate leakage current in double-gate and ultrathin body MOSFETs , 2002 .

[49]  G. Brenna,et al.  A 2-GHz carrier leakage calibrated direct-conversion WCDMA transmitter in 0.13-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[50]  Jeffrey Bokor,et al.  Moore's law lives on [CMOS transistors] , 2003 .

[51]  D. Hisamoto,et al.  A fully depleted lean-channel transistor (DELTA)-a novel vertical ultrathin SOI MOSFET , 1990, IEEE Electron Device Letters.

[52]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[53]  T. Karnik,et al.  An area-efficient, integrated, linear regulator with ultra-fast load regulation , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[54]  R. van Langevelde,et al.  Designing outside rail constraints , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[55]  Kaushik Roy,et al.  Process variation in nano-scale memories: failure analysis and process tolerant architecture , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[56]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[57]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[58]  D. Hisamoto,et al.  A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET , 1989, International Technical Digest on Electron Devices Meeting.

[59]  A. Annema,et al.  A 1-V 15µW high-precision temperature switch , 2001 .