Cost-Effective Power-Aware Core Testing in NoCs Based on a New Unicast-Based Multicast Scheme
暂无分享,去创建一个
[1] Alexandre M. Amory,et al. A scalable test strategy for network-on-chip routers , 2005, IEEE International Conference on Test, 2005..
[2] Wen-Ben Jone,et al. System/Network-On-Chip Test Architectures , 2008 .
[3] Hong Xu,et al. Unicast-Based Multicast Communication in Wormhole-Routed Networks , 1994, IEEE Trans. Parallel Distributed Syst..
[4] Érika F. Cota,et al. Improving the Test of NoC-Based SoCs with Help of Compression Schemes , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.
[5] Partha Pratim Pande,et al. Testing Network-on-Chip Communication Fabrics , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Qiang Xu,et al. Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Jia-Guang Sun,et al. Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction , 2007, IEEE Transactions on Computers.
[8] Akif Ali,et al. Near-optimal worst-case throughput routing for two-dimensional mesh networks , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[9] Alexandre M. Amory,et al. Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism , 2007, IET Comput. Digit. Tech..
[10] Dhiraj K. Pradhan,et al. Test scheduling for network-on-chip with BIST and precedence constraints , 2004, 2004 International Conferce on Test.
[11] Vincent Beroulle,et al. A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application , 2008 .
[12] Johnny Öberg,et al. Toward a Scalable Test Methodology for 2D-mesh Network-on-Chips , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[13] Alexandre M. Amory,et al. A High-Fault-Coverage Approach for the Test of Data, Control and Handshake Interconnects in Mesh Networks-on-Chip , 2008, IEEE Transactions on Computers.
[14] Sukanta Das,et al. A Scalable Test Structure for Multicore Chip , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] Partha Pratim Pande,et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.
[16] Sharad Malik,et al. Power-driven Design of Router Microarchitectures in On-chip Networks , 2003, MICRO.
[17] Érika F. Cota,et al. Constraint-Driven Test Scheduling for NoC-Based Systems , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[18] Luigi Carro,et al. Reusing an on-chip network for the test of core-based systems , 2004, TODE.
[19] Ming Li,et al. An efficient wrapper scan chain configuration method for network-on-chip testing , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).
[20] Wang,et al. System-on-Chip Test Architectures: Nanometer Design for Testability , 2007 .
[21] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[22] Sharad Malik,et al. Power-driven design of router microarchitectures in on-chip networks , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..
[23] C. Robach,et al. A routing testing of a VLSI massively parallel machine based on IEEE 1149.1 , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[24] Andrew B. Kahng,et al. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.