The Heptane Static Worst-Case Execution Time Estimation Tool

Estimation of worst-case execution times (WCETs) is required to validate the temporal behavior of hard real time systems. Heptane is an open-source software program that estimates upper bounds of execution times on MIPS and ARM v7 architectures, offered to the WCET estimation community to experiment new WCET estimation techniques. The software architecture of Heptane was designed to be as modular and extensible as possible to facilitate the integration of new approaches. This paper is devoted to a description of Heptane, and includes information on the analyses it implements, how to use it and extend it.

[1]  Damien Hardy,et al.  Predictable Code and Data Paging for Real Time Systems , 2008, 2008 Euromicro Conference on Real-Time Systems.

[2]  Francisco J. Cazorla,et al.  On the Comparison of Deterministic and Probabilistic WCET Estimation Techniques , 2014, 2014 26th Euromicro Conference on Real-Time Systems.

[3]  Isabelle Puaut,et al.  PRETI: partitioned real-time shared cache for mixed-criticality real-time systems , 2012, RTNS '12.

[4]  Jakob Engblom,et al.  The worst-case execution-time problem—overview of methods and survey of tools , 2008, TECS.

[5]  Damien Hardy,et al.  WCET analysis of instruction cache hierarchies , 2011, J. Syst. Archit..

[6]  Jan Reineke,et al.  Timing predictability of cache replacement policies , 2007, Real-Time Systems.

[7]  Isabelle Puaut,et al.  Worst Case Execution Time Analysis for a Processor with Branch Prediction , 2004, Real-Time Systems.

[8]  Isabelle Puaut,et al.  Tracing Flow Information for Tighter WCET Estimation: Application to Vectorization , 2015, 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications.

[9]  III. S TATE.  Cache Persistence Aware Response Time Analysis for Fixed Priority Preemptive Systems , 2016 .

[10]  Per Stenström,et al.  Timing anomalies in dynamically scheduled microprocessors , 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054).

[11]  Dumitru Potop-Butucaru,et al.  Integrated Worst-Case Execution Time Estimation of Multicore Applications , 2013, WCET.

[12]  Guang R. Gao,et al.  Identifying loops using DJ graphs , 1996, TOPL.

[13]  Henrik Theiling,et al.  Fast and Precise WCET Prediction by Separated Cache and Path Analyses , 2000, Real-Time Systems.

[14]  Adnan Bouakaz,et al.  Predictable Binary Code Cache: A First Step towards Reconciling Predictability and Just-in-Time Compilation , 2011, 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium.

[15]  Sharad Malik,et al.  Performance Analysis of Embedded Software Using Implicit Path Enumeration , 1995, 32nd Design Automation Conference.

[16]  Damien Hardy,et al.  WCET Analysis of Multi-Level Set-Associative Data Caches , 2009, WCET.

[17]  Damien Hardy,et al.  Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches , 2009, 2009 30th IEEE Real-Time Systems Symposium.

[18]  Stefan M. Petters,et al.  Preemption delay analysis for floating non-preemptive region scheduling , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[19]  Abhik Roychoudhury,et al.  Scope-Aware Data Cache Analysis for WCET Estimation , 2011, 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium.