Submicrometer MOSFET structure for minimizing hot-carrier generation

This paper reports on investigation of channel hot-carrier generation for various device structures. The dependences of channel hot-carrier generation on MOSFET structure are characterized by measuring the gate current and the substrate current as low as on the order of 10-15A. The measured gate current due to hot-electron injection into the oxide is modeled numerically as thermionic emission from heated electron gas over the Si-SiO 2 energy barrier. The substrate current due to hot-hole injection into the substrate is also modeled analytically. On the basis of the experiments and analyses, two device structures are proposed for minimizing hot-carrier generation and associated problems in submicrometer MOSFET: a graded drain junction structure and an offset gate structure. The proposed device structures provide remarkable improvements, raising by 2 V the highest applicable voltages as limited by hot-electron injection, as well as raising by 1-3 V the drain sustaining voltages as determined by the substrate hot-hole current. The influence of electron-beam radiation on the gate oxide is also discussed in relation to the trapping of hot electrons.

[1]  T. Ning,et al.  Optically induced injection of hot electrons into SiO2 , 1974 .

[2]  T. Toyabe,et al.  Analytical models of threshold voltage and breakdown voltage of short-channel MOSFET's derived from two-dimensional analysis , 1979, IEEE Transactions on Electron Devices.

[3]  M.T. Elliott,et al.  Size effects in E-beam fabricated MOS devices , 1977, IEEE Transactions on Electron Devices.

[4]  S. Asai,et al.  A numerical model of avalanche breakdown in MOSFET's , 1978, IEEE Transactions on Electron Devices.

[5]  A Theory for Intervalley Transfer Effect in Two-Valley Semiconductors , 1974 .

[6]  S. Ogura,et al.  Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor , 1980 .

[7]  Mitsumasa Koyanagi,et al.  Selective Oxide Coating of Silicon Gate (SELOCS) , 1979 .

[8]  R.H. Dennard,et al.  1 /spl mu/m MOSFET VLSI technology. IV. Hot-electron design constraints , 1979, IEEE Journal of Solid-State Circuits.

[9]  S. A. Abbas,et al.  Hot‐carrier instability in IGFET’s , 1975 .

[10]  C.M. Osburn,et al.  1 /spl mu/m MOSFET VLSI technology. I. An overview , 1979, IEEE Journal of Solid-State Circuits.

[11]  T. H. Ning,et al.  Hot-electron emission from silicon into silicon dioxide , 1978 .

[12]  P.E. Cottrell,et al.  Hot-electron emission in N-channel IGFET's , 1979, IEEE Transactions on Electron Devices.

[13]  Tak H. Ning,et al.  Emission probability of hot electrons from silicon into silicon dioxide , 1977 .

[14]  Tak H. Ning,et al.  Electron trapping in SiO2 due to electron‐beam deposition of aluminum , 1978 .