论文信息 - Global High-Speed Signaling in Nanometer CMOS

Global High-Speed Signaling in Nanometer CMOS

A practical transmission line scheme, for long-range (-10 mm) on-chip, digital signaling in a conventional digital CMOS process is presented. Unlike other schemes, there is no requirement for up-conversion, equalization, or special metal processing. The new scheme eliminates the dispersion associated with long lossy lines, allowing very high rates (>40 Gb/s) to be achieved. Eye diagrams, based on line characteristics derived from EM simulation, indicate minimal inter-symbol interference at 40 Gb/s. For a 40 Gb/s link, in 130 nm CMOS, power consumption is shown to be less than a quarter that of a conventional parallel bus with optimally placed repeaters. The performance of a 0.72 cm link implemented in standard digital 180 nm CMOS is verified with measurements

M.P. Flynn | Jun Young Park | J. Jaeyoung Kang

[1] Samuel D. Naffziger,et al. The implementation of the Itanium 2 microprocessor , 2002, IEEE J. Solid State Circuits.

[2] T.S.D. Cheung,et al. On-chip interconnect for mm-wave applications using an all-copper technology and wavelength reduction , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[3] H. Hasegawa,et al. Properties of Microstrip Line on Si-SiO/sub 2/ System , 1971 .

[4] S. Wong,et al. Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design , 2001, IEEE J. Solid State Circuits.

[5] Kurt Keutzer,et al. Getting to the bottom of deep submicron II: a global wiring paradigm , 1999, ISPD '99.

[6] S.S. Wong,et al. 50-GHz Interconnect Design in Standard Silicon Technology , 1998, 51st ARFTG Conference Digest.

[7] Bonkee Kim,et al. Simple modeling of coplanar waveguide on thick dielectric over lossy substrate , 1997 .