Architecture exploration for digital decimation filters