Evolvable 2D computing matrix model for intrinsic evolution in commercial FPGAs with native reconfiguration support

This paper addresses the modelling and validation of an evolvable hardware architecture which can be mapped on a 2D systolic structure implemented on commercial reconfigurable FPGAs. The adaptation capabilities of the architecture are exercised to validate its evolvability. The underlying proposal is the use of a library of reconfigurable components characterised by their partial bitstreams, which are used by the Evolutionary Algorithm to find a solution to a given task. Evolution of image noise filters is selected as the proof of concept application. Results show that computation speed of the resulting evolved circuit is higher than with the Virtual Reconfigurable Circuits approach, and this can be exploited on the evolution process by using dynamic reconfiguration.

[1]  Lukás Sekanina,et al.  Evaluation of a New Platform For Image Filter Evolution , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[2]  Julian Francis Miller,et al.  Cartesian genetic programming , 2010, GECCO.

[3]  Mark Jones,et al.  Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[4]  J. Miller.  An empirical study of the efficiency of learning boolean functions using a Cartesian Genetic Programming approach , 1999 .

[5]  Adrian Thompson,et al.  Silicon evolution , 1996 .

[6]  Lukás Sekanina.  Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware , 2003, ICES.

[7]  Andrew M. Tyrrell,et al.  The Intrinsic Evolution of Virtex Devices Through Internet Reconfigurable Logic , 2000, ICES.

[8]  Walter Stechele,et al.  Towards Rapid Dynamic Partial Reconfiguration in Video-Based Driver Assistance Systems , 2010, ARC.

[9]  Yang Zhang,et al.  Intrinsic Evolvable Hardware in Digital Filter Design , 2004, EvoWorkshops.

[10]  Andres Upegui,et al.  Evolving Hardware with Self-reconfigurable connectivity in Xilinx FPGAs , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[11]  Marco D. Santambrogio,et al.  A direct bitstream manipulation approach for Virtex4-based evolvable systems , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[12]  Tughrul Arslan,et al.  Evolvable Components—From Theory to Hardware Implementations , 2005, Genetic Programming and Evolvable Machines.

[13]  Gianluca Tempesti,et al.  Towards Robust Integrated Circuits: The Embryonics Approach. Proc IEEE , 2000 .

[14]  Eduardo de la Torre,et al.  A Modular Peripheral to Support Self-Reconfiguration in SoCs , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[15]  Lukas Sekanina,et al.  An evolvable hardware system in Xilinx Virtex II Pro FPGA , 2007 .